Current adjustable clock distribution network scheme for GDDR5
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lim, S. -B. | - |
dc.contributor.author | Hwang, S. | - |
dc.contributor.author | You, J. | - |
dc.contributor.author | Baek, Y. | - |
dc.contributor.author | Kim, C. | - |
dc.date.accessioned | 2021-09-06T01:27:06Z | - |
dc.date.available | 2021-09-06T01:27:06Z | - |
dc.date.created | 2021-06-18 | - |
dc.date.issued | 2013-05-23 | - |
dc.identifier.issn | 0013-5194 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/103204 | - |
dc.description.abstract | Presented is a current adjustable clock distribution network for GDDR5. In general, GDDR5 uses a current mode logic (CML) buffer as the global driver of the clock distribution. The wide-frequency range conventional CML buffer is designed to the fastest frequency. However, the CML buffer consumes constant current at all frequencies. For this reason, the conventional buffer dissipates current more than necessary at low frequencies. A proposed current adjustable clock distribution network scheme adjusts the amount of the current consumption of the global driver according to the clock frequency. The proposed scheme is implemented in 65 nm CMOS technology, reduces power consumption by 17.7% in the wide frequency range from an average 10.26 mW of the conventional scheme to 8.44 mW. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | INST ENGINEERING TECHNOLOGY-IET | - |
dc.title | Current adjustable clock distribution network scheme for GDDR5 | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, C. | - |
dc.identifier.doi | 10.1049/el.2012.3859 | - |
dc.identifier.scopusid | 2-s2.0-84879624060 | - |
dc.identifier.wosid | 000321715800007 | - |
dc.identifier.bibliographicCitation | ELECTRONICS LETTERS, v.49, no.11, pp.689 - 690 | - |
dc.relation.isPartOf | ELECTRONICS LETTERS | - |
dc.citation.title | ELECTRONICS LETTERS | - |
dc.citation.volume | 49 | - |
dc.citation.number | 11 | - |
dc.citation.startPage | 689 | - |
dc.citation.endPage | 690 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.