Embedded processor optimised for vascular pattern recognition
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Park, Gi-Tae | - |
dc.contributor.author | Kim, Soo-Won | - |
dc.date.accessioned | 2021-09-06T03:45:39Z | - |
dc.date.available | 2021-09-06T03:45:39Z | - |
dc.date.created | 2021-06-14 | - |
dc.date.issued | 2013-03 | - |
dc.identifier.issn | 1751-858X | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/103789 | - |
dc.description.abstract | In this study, the authors propose an efficient embedded processing architecture that uses the vascular pattern extraction (VPE) algorithm to authenticate a user to an embedded system. This study first considers the use of direction-based vascular pattern extraction (DBVPE), and analyses the computational workload involved in running software implementations on an embedded processor. The authors then present a comprehensive performance analysis of the VPE algorithm and examine in detail the various factors that contribute to processing latencies, including VPE recognition processing. In order to improve the efficiency of VPE processing in embedded devices, the authors offer details regarding the process needed to create a highly efficient application-specific processor and extend the base instruction set of the processor by using custom instructions for recognition processing. The authors implemented our proposed methodology in the context of a commercial extensible processor design flow using the Xtensa platform from Tensilica Inc. Our experiments show that our proposed methodology achieves a 3.95-fold increase in the vascular pattern recognition speed. Hence, the authors consider our technique to be efficient. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | INST ENGINEERING TECHNOLOGY-IET | - |
dc.subject | AUTHENTICATION | - |
dc.title | Embedded processor optimised for vascular pattern recognition | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, Soo-Won | - |
dc.identifier.doi | 10.1049/iet-cds.2012.0192 | - |
dc.identifier.scopusid | 2-s2.0-84880665999 | - |
dc.identifier.wosid | 000320405400004 | - |
dc.identifier.bibliographicCitation | IET CIRCUITS DEVICES & SYSTEMS, v.7, no.2, pp.81 - 92 | - |
dc.relation.isPartOf | IET CIRCUITS DEVICES & SYSTEMS | - |
dc.citation.title | IET CIRCUITS DEVICES & SYSTEMS | - |
dc.citation.volume | 7 | - |
dc.citation.number | 2 | - |
dc.citation.startPage | 81 | - |
dc.citation.endPage | 92 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | AUTHENTICATION | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.