Efficient Sequential Architecture of AES CCM for the IEEE 802.16e
- Authors
- Ji, Jae Deok; Jung, Seok Won; Lim, Jongin
- Issue Date
- 1월-2012
- Publisher
- IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG
- Keywords
- cryptography; communication system security; integrated chip design; FPGA
- Citation
- IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, v.E95D, no.1, pp.185 - 187
- Indexed
- SCIE
SCOPUS
- Journal Title
- IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS
- Volume
- E95D
- Number
- 1
- Start Page
- 185
- End Page
- 187
- URI
- https://scholar.korea.ac.kr/handle/2021.sw.korea/106237
- DOI
- 10.1587/transinf.E95.D.185
- ISSN
- 0916-8532
- Abstract
- In this paper, we propose efficient sequential AES CCM architecture for the IEEE 802.16e. In the proposed architecture, only one AES encryption core is used and the operation of the CTR and the CBC-MAC is processed concurrently within one round. With this design approach, we can design sequential AES CCM architecture having 570Mbps@102.4 MHz throughput and 1,397 slices at a Spartan3 3s5000 device.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - School of Cyber Security > Department of Information Security > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.