Pipelined CPU Design With FPGA in Teaching Computer Architecture
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lee, Jong Hyuk | - |
dc.contributor.author | Lee, Seung Eun | - |
dc.contributor.author | Yu, Heon Chang | - |
dc.contributor.author | Suh, Taeweon | - |
dc.date.accessioned | 2021-09-06T17:01:28Z | - |
dc.date.available | 2021-09-06T17:01:28Z | - |
dc.date.created | 2021-06-18 | - |
dc.date.issued | 2012-08 | - |
dc.identifier.issn | 0018-9359 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/107755 | - |
dc.description.abstract | This paper presents a pipelined CPU design project with a field programmable gate array (FPGA) system in a computer architecture course. The class project is a five-stage pipelined 32-bitMIPS design with experiments on the Altera DE2 board. For proper scheduling, milestones were set every one or two weeks to help students complete the project on time. The goal of the project is to educate students effectively via hands-on learning, rather than having them achieve a complete and flawless CPU design. This study reveals that 21 MIPS instructions are enough to achieve the purpose. With the addition in 2010 of the properly enforced scheduling and the FPGA system, many more students successfully completed the class project than was the case in 2009. A student survey and the independent samples t-test reveal the effectiveness of the methodology with the FPGA system. This work differs from previous work in that the devised project requires the implementation of a real CPU instead of utilizing simulators or just experimenting with ready-made complete CPU models. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.title | Pipelined CPU Design With FPGA in Teaching Computer Architecture | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Yu, Heon Chang | - |
dc.contributor.affiliatedAuthor | Suh, Taeweon | - |
dc.identifier.doi | 10.1109/TE.2011.2175227 | - |
dc.identifier.scopusid | 2-s2.0-84864681684 | - |
dc.identifier.wosid | 000307191400005 | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON EDUCATION, v.55, no.3, pp.341 - 348 | - |
dc.relation.isPartOf | IEEE TRANSACTIONS ON EDUCATION | - |
dc.citation.title | IEEE TRANSACTIONS ON EDUCATION | - |
dc.citation.volume | 55 | - |
dc.citation.number | 3 | - |
dc.citation.startPage | 341 | - |
dc.citation.endPage | 348 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Education & Educational Research | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Education, Scientific Disciplines | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordAuthor | Computer architecture | - |
dc.subject.keywordAuthor | education | - |
dc.subject.keywordAuthor | field programmable gate array (FPGA) | - |
dc.subject.keywordAuthor | hands-on learning | - |
dc.subject.keywordAuthor | incremental learning | - |
dc.subject.keywordAuthor | pipeline | - |
dc.subject.keywordAuthor | problem-based learning (PBL) | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.