A parasitic insensitive C-DAC with time-mode reference voltage generator
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Park, Ho-Young | - |
dc.contributor.author | Yang, Sang-Hyeok | - |
dc.contributor.author | Kim, Suki | - |
dc.contributor.author | Lee, Kye-Shin | - |
dc.contributor.author | Lee, Yong-Min | - |
dc.date.accessioned | 2021-09-07T00:00:43Z | - |
dc.date.available | 2021-09-07T00:00:43Z | - |
dc.date.created | 2021-06-18 | - |
dc.date.issued | 2012 | - |
dc.identifier.issn | 1349-2543 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/109352 | - |
dc.description.abstract | This paper proposes a 10-bit parasitic insensitive capacitive DAC with time-mode reference voltage generator for high resolution LCD drivers. In this architecture, the parasitic insensitive operation is achieved by modifying the switch control scheme of the DAC. Furthermore, the time-mode reference voltage generator replaces the conventional resistor divider scheme, which reduces the size of the reference generation circuitry and enables programmable DAC reference voltage. The proposed DAC was designed with CMOS 0.35 mu m technology. The maximum INL and DNL showed -0.049LSB and -0.026LSB even with 10% parasitic capacitance. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG | - |
dc.title | A parasitic insensitive C-DAC with time-mode reference voltage generator | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, Suki | - |
dc.identifier.doi | 10.1587/elex.9.745 | - |
dc.identifier.scopusid | 2-s2.0-84859836371 | - |
dc.identifier.wosid | 000304418300004 | - |
dc.identifier.bibliographicCitation | IEICE ELECTRONICS EXPRESS, v.9, no.8, pp.745 - 751 | - |
dc.relation.isPartOf | IEICE ELECTRONICS EXPRESS | - |
dc.citation.title | IEICE ELECTRONICS EXPRESS | - |
dc.citation.volume | 9 | - |
dc.citation.number | 8 | - |
dc.citation.startPage | 745 | - |
dc.citation.endPage | 751 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordAuthor | C-DAC | - |
dc.subject.keywordAuthor | parasitic insensitivity | - |
dc.subject.keywordAuthor | time mode reference generator | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.