Scanline-based rendering of 2D vector graphics
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Seo, Sang-Woo | - |
dc.contributor.author | Shen, Yong-Luo | - |
dc.contributor.author | Kim, Kwan-Young | - |
dc.contributor.author | Oh, Hyeong-Cheol | - |
dc.date.accessioned | 2021-09-07T11:37:21Z | - |
dc.date.available | 2021-09-07T11:37:21Z | - |
dc.date.created | 2021-06-14 | - |
dc.date.issued | 2011-06-10 | - |
dc.identifier.issn | 1349-2543 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/112236 | - |
dc.description.abstract | External memory access exacts considerable timing and energy burdens from portable devices. However, most hardware accelerators for rendering two-dimensional (2D) vector graphics draw images in a path-based (path-by-path) manner, which frequently causes excessive external memory traffic. This paper proposes a scanline-based method for rendering 2D vector graphics in portable devices. The proposed method processes all paths spanning a scanline at a time, enabling the use of a scanline-sized internal frame buffer (FB). Using the internal FB, the accelerator can avoid repeated accesses to the external FB and reduce external memory access considerably for images in which many objects overlap with one another. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG | - |
dc.subject | ACCELERATOR | - |
dc.title | Scanline-based rendering of 2D vector graphics | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Oh, Hyeong-Cheol | - |
dc.identifier.doi | 10.1587/elex.8.788 | - |
dc.identifier.scopusid | 2-s2.0-79958831862 | - |
dc.identifier.wosid | 000294904500004 | - |
dc.identifier.bibliographicCitation | IEICE ELECTRONICS EXPRESS, v.8, no.11, pp.788 - 794 | - |
dc.relation.isPartOf | IEICE ELECTRONICS EXPRESS | - |
dc.citation.title | IEICE ELECTRONICS EXPRESS | - |
dc.citation.volume | 8 | - |
dc.citation.number | 11 | - |
dc.citation.startPage | 788 | - |
dc.citation.endPage | 794 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | ACCELERATOR | - |
dc.subject.keywordAuthor | vector graphics | - |
dc.subject.keywordAuthor | rendering | - |
dc.subject.keywordAuthor | hardware accelerator | - |
dc.subject.keywordAuthor | memory access | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.