Energy-Aware Interconnect Resource Reduction Through Buffer Access Manipulation for Data-Centric Applications
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Chun, Woohyung | - |
dc.contributor.author | Yoon, Sungroh | - |
dc.contributor.author | Hong, Sangjin | - |
dc.date.accessioned | 2021-09-07T13:02:55Z | - |
dc.date.available | 2021-09-07T13:02:55Z | - |
dc.date.created | 2021-06-14 | - |
dc.date.issued | 2011-05 | - |
dc.identifier.issn | 1063-8210 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/112604 | - |
dc.description.abstract | This paper presents a methodology for reducing interconnect resources in reconfigurable platforms such as field-programmable gate arrays (FPGAs). This methodology utilizes the techniques developed for the buffer-based dataflow, a new design representation suitable for implementing data-centric applications in a reconfigurable platform. In a buffer-based dataflow, nodes correspond to processing blocks and buffer controllers represent the interconnects between the processing blocks. Since we can isolate the functional execution and data transfer of each node by using buffer controllers, a buffer-based dataflow is helpful for reducing overall design time and for increasing reconfigurability. In this paper, we propose a sharing methodology that can reduce the buffer memory and the number of buses used in the realization of a buffer-based dataflow. By reducing the resources allocated to buffer controllers, we can achieve interconnect resource reduction. The proposed sharing methodology can increase the dynamic energy consumption due to the increased port-loading capacitance. By using the energy consumption model determined by the costs of buffers and buses, we investigate whether the sharing case with the minimum resources corresponds to the sharing case consuming the minimum energy or not. We evaluate the proposed sharing methodology with the dataflow graphs representing data-centric applications such as SIRF, IPv4, MC-CDMA transmitter and receiver. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.subject | DESIGN | - |
dc.subject | FLOW | - |
dc.title | Energy-Aware Interconnect Resource Reduction Through Buffer Access Manipulation for Data-Centric Applications | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Yoon, Sungroh | - |
dc.identifier.doi | 10.1109/TVLSI.2010.2042087 | - |
dc.identifier.scopusid | 2-s2.0-79955551414 | - |
dc.identifier.wosid | 000289905400009 | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, v.19, no.5, pp.818 - 831 | - |
dc.relation.isPartOf | IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | - |
dc.citation.title | IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | - |
dc.citation.volume | 19 | - |
dc.citation.number | 5 | - |
dc.citation.startPage | 818 | - |
dc.citation.endPage | 831 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | DESIGN | - |
dc.subject.keywordPlus | FLOW | - |
dc.subject.keywordAuthor | Buffer-based dataflow | - |
dc.subject.keywordAuthor | interconnect resource reduction | - |
dc.subject.keywordAuthor | field-programmable gate array (FPGA) | - |
dc.subject.keywordAuthor | reconfigurable architecture | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.