Latch-based FPGA emulation method for design verification: case study with microprocessor
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kim, M. | - |
dc.contributor.author | Kong, J. | - |
dc.contributor.author | Suh, T. | - |
dc.contributor.author | Chung, S. W. | - |
dc.date.accessioned | 2021-09-07T13:06:19Z | - |
dc.date.available | 2021-09-07T13:06:19Z | - |
dc.date.created | 2021-06-14 | - |
dc.date.issued | 2011-04-28 | - |
dc.identifier.issn | 0013-5194 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/112624 | - |
dc.description.abstract | Using latches in a digital design is considered wrong owing to the timing issue. Field-programmable gate array (FPGA) vendors also recommend flip-flops instead of latches in emulation. In this reported work, however, the usefulness and benefit of utilising latches in FPGA emulation for processor design verification is demonstrated. The study shows that a latch-based register file provides the seamless capability of functionality validation, whereas the flip-flop based one requires modification to the original design, potentially harming the completeness of functional verification. Experiment results with Xilinx and Altera devices show marginal differences in terms of emulation performance and area requirement in both approaches. This study reveals that replacing SRAM with latches rather than flip-flops is appealing and preferable in emulation with FPGAs. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | INST ENGINEERING TECHNOLOGY-IET | - |
dc.title | Latch-based FPGA emulation method for design verification: case study with microprocessor | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Suh, T. | - |
dc.contributor.affiliatedAuthor | Chung, S. W. | - |
dc.identifier.doi | 10.1049/el.2011.0462 | - |
dc.identifier.scopusid | 2-s2.0-79955615277 | - |
dc.identifier.wosid | 000289938800006 | - |
dc.identifier.bibliographicCitation | ELECTRONICS LETTERS, v.47, no.9, pp.532 - 533 | - |
dc.relation.isPartOf | ELECTRONICS LETTERS | - |
dc.citation.title | ELECTRONICS LETTERS | - |
dc.citation.volume | 47 | - |
dc.citation.number | 9 | - |
dc.citation.startPage | 532 | - |
dc.citation.endPage | 533 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.