Compact Modeling for Circuit Simulation Considering TID Effect in 65nm CMOS Technology
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lee, Hyung-Min | - |
dc.date.accessioned | 2021-08-27T16:02:52Z | - |
dc.date.available | 2021-08-27T16:02:52Z | - |
dc.date.created | 2021-04-22 | - |
dc.date.issued | 2019-07-01 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/11526 | - |
dc.publisher | IEIE & IEICE-ES | - |
dc.title | Compact Modeling for Circuit Simulation Considering TID Effect in 65nm CMOS Technology | - |
dc.title.alternative | Compact Modeling for Circuit Simulation Considering TID Effect in 65nm CMOS Technology | - |
dc.type | Conference | - |
dc.contributor.affiliatedAuthor | Lee, Hyung-Min | - |
dc.identifier.bibliographicCitation | Asia-Pacific Workshop on Fundamentals and Applications of Advanced Semiconductor Devices | - |
dc.relation.isPartOf | Asia-Pacific Workshop on Fundamentals and Applications of Advanced Semiconductor Devices | - |
dc.relation.isPartOf | AWAD Proceeding | - |
dc.citation.title | Asia-Pacific Workshop on Fundamentals and Applications of Advanced Semiconductor Devices | - |
dc.citation.conferencePlace | KO | - |
dc.citation.conferenceDate | 2019-07-01 | - |
dc.type.rims | CONF | - |
dc.description.journalClass | 1 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
145 Anam-ro, Seongbuk-gu, Seoul, 02841, Korea+82-2-3290-2963
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.