Detailed Information
Cited 0 time in 
Cited 0 time in 
Cited 0 time in
Metadata Downloads
Dynamic Parallel Computing Architecture for Video Processing
Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Bharanitharan, K. | - |
| dc.contributor.author | Paul, Anand | - |
| dc.contributor.author | Jiang, Yung-Chuan | - |
| dc.contributor.author | Wang, Jhing-Fa | - |
| dc.date.accessioned | 2021-09-07T23:02:28Z | - |
| dc.date.available | 2021-09-07T23:02:28Z | - |
| dc.date.created | 2021-06-14 | - |
| dc.date.issued | 2010-11 | - |
| dc.identifier.issn | 1607-9264 | - |
| dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/115358 | - |
| dc.description.abstract | In this paper, motion estimation preprocessing algorithm is mapped onto a new dynamically parallel computing architecture, namely, the parallel computing architecture, which consists of multiple parallel units It eventually reduces the computation required for motion estimation in advance video coding A directed acyclic graph is constructed to represent the video coding algorithms comprising motion estimation This speeds up the video processing with minimum sacrifice | - |
| dc.language | English | - |
| dc.language.iso | en | - |
| dc.publisher | LIBRARY & INFORMATION CENTER, NAT DONG HWA UNIV | - |
| dc.subject | SPACE EXPLORATION | - |
| dc.title | Dynamic Parallel Computing Architecture for Video Processing | - |
| dc.type | Article | - |
| dc.contributor.affiliatedAuthor | Bharanitharan, K. | - |
| dc.identifier.wosid | 000284971800015 | - |
| dc.identifier.bibliographicCitation | JOURNAL OF INTERNET TECHNOLOGY, v.11, no.6, pp.867 - 873 | - |
| dc.relation.isPartOf | JOURNAL OF INTERNET TECHNOLOGY | - |
| dc.citation.title | JOURNAL OF INTERNET TECHNOLOGY | - |
| dc.citation.volume | 11 | - |
| dc.citation.number | 6 | - |
| dc.citation.startPage | 867 | - |
| dc.citation.endPage | 873 | - |
| dc.type.rims | ART | - |
| dc.type.docType | Article | - |
| dc.description.journalClass | 1 | - |
| dc.description.journalRegisteredClass | scie | - |
| dc.description.journalRegisteredClass | scopus | - |
| dc.relation.journalResearchArea | Computer Science | - |
| dc.relation.journalResearchArea | Telecommunications | - |
| dc.relation.journalWebOfScienceCategory | Computer Science, Information Systems | - |
| dc.relation.journalWebOfScienceCategory | Telecommunications | - |
| dc.subject.keywordPlus | SPACE EXPLORATION | - |
| dc.subject.keywordAuthor | Motion estimation | - |
| dc.subject.keywordAuthor | Video coding | - |
| dc.subject.keywordAuthor | Parallel processing | - |
| dc.subject.keywordAuthor | Parallel architecture | - |
| dc.subject.keywordAuthor | FPGA | - |
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - College of Engineering > School of Electrical Engineering > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.