A Low Power SOC Architecture for the V2.0+EDR Bluetooth Using a Unified Verification Platform
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kim, Jeonghun | - |
dc.contributor.author | Kim, Suki | - |
dc.contributor.author | Baek, Kwang-Hyun | - |
dc.date.accessioned | 2021-09-08T00:42:30Z | - |
dc.date.available | 2021-09-08T00:42:30Z | - |
dc.date.created | 2021-06-14 | - |
dc.date.issued | 2010-09 | - |
dc.identifier.issn | 1745-1361 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/115828 | - |
dc.description.abstract | This paper presents a low-power System on Chip (SOC) architecture for the v2.0+EDR (Enhanced Data Rate) Bluetooth and its applications. Our design includes a link controller, modem, RF transceiver, Sub-Band Codec (SBC), Expanded Instruction Set Computer (ESIC) processor, and peripherals. To decrease power consumption of the proposed SOC, we reduce data transfer using a dual-port memory, including a power management unit, and a clock gated approach. We also address some of issues and benefits of reusable and unified environment on a centralized data structure and SOC verification platform. This includes flexibility in meeting the final requirements using technology-independent tools wherever possible in various processes and for projects. The other aims of this work are to minimize design efforts by avoiding the same work done twice by different people and to reuse the similar environment and platform for different projects. This chip occupies a die size of 30 mm(2) in 0.18 mu m CMOS, and the worst-case current of the total chip is 54 mA. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG | - |
dc.title | A Low Power SOC Architecture for the V2.0+EDR Bluetooth Using a Unified Verification Platform | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, Suki | - |
dc.identifier.doi | 10.1587/transinf.E93.D.2500 | - |
dc.identifier.scopusid | 2-s2.0-77956819430 | - |
dc.identifier.wosid | 000282245100017 | - |
dc.identifier.bibliographicCitation | IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, v.E93D, no.9, pp.2500 - 2508 | - |
dc.relation.isPartOf | IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS | - |
dc.citation.title | IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS | - |
dc.citation.volume | E93D | - |
dc.citation.number | 9 | - |
dc.citation.startPage | 2500 | - |
dc.citation.endPage | 2508 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Information Systems | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Software Engineering | - |
dc.subject.keywordAuthor | Bluetooth V2.0 | - |
dc.subject.keywordAuthor | enhanced data rate (EDR) | - |
dc.subject.keywordAuthor | low-power architecture | - |
dc.subject.keywordAuthor | wireless SOC | - |
dc.subject.keywordAuthor | sub band codec | - |
dc.subject.keywordAuthor | platform-based design | - |
dc.subject.keywordAuthor | verification | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.