Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

A new bit-serial multiplier over GF(p(m)) using irreducible trinomials

Full metadata record
DC Field Value Language
dc.contributor.authorChang, Nam Su-
dc.contributor.authorKim, Tae Hyun-
dc.contributor.authorKim, Chang Han-
dc.contributor.authorHan, Dong-Guk-
dc.contributor.authorLim, Jongin-
dc.date.accessioned2021-09-08T01:41:56Z-
dc.date.available2021-09-08T01:41:56Z-
dc.date.created2021-06-11-
dc.date.issued2010-07-
dc.identifier.issn0898-1221-
dc.identifier.urihttps://scholar.korea.ac.kr/handle/2021.sw.korea/116114-
dc.description.abstractPairing-based schemes, such as identity-based cryptosystem, are widely used for future computing environments. Hence the work of hardware architectures for GF(p(m)) has been brought to public attention for the past few years since most of the pairing-based schemes are implemented using arithmetic operations over GF(p(m)) defined by irreducible trinomials. This paper proposes a new most significant elements (MSE)-first serial multiplier for GF(p(m)), where p > 2, which is more efficient than least significant elements (LSE)-first multipliers from the point of view of both the time delay and the size of registers. In particular, the proposed multiplier has an advantage when the extension degree of finite fields m is large and the characteristic of finite fields p is small like GF(3(m)), GF(5(m)), and GF(7(m)) used in pairing-based cryptosystems. (C) 2010 Elsevier Ltd. All rights reserved.-
dc.languageEnglish-
dc.language.isoen-
dc.publisherPERGAMON-ELSEVIER SCIENCE LTD-
dc.subjectARCHITECTURES-
dc.subjectHARDWARE-
dc.subjectFIELDS-
dc.subjectFPGA-
dc.titleA new bit-serial multiplier over GF(p(m)) using irreducible trinomials-
dc.typeArticle-
dc.contributor.affiliatedAuthorLim, Jongin-
dc.identifier.doi10.1016/j.camwa.2009.12.034-
dc.identifier.scopusid2-s2.0-77955713994-
dc.identifier.wosid000279485900021-
dc.identifier.bibliographicCitationCOMPUTERS & MATHEMATICS WITH APPLICATIONS, v.60, no.2, pp.355 - 361-
dc.relation.isPartOfCOMPUTERS & MATHEMATICS WITH APPLICATIONS-
dc.citation.titleCOMPUTERS & MATHEMATICS WITH APPLICATIONS-
dc.citation.volume60-
dc.citation.number2-
dc.citation.startPage355-
dc.citation.endPage361-
dc.type.rimsART-
dc.type.docTypeArticle-
dc.description.journalClass1-
dc.description.journalRegisteredClassscie-
dc.description.journalRegisteredClassscopus-
dc.relation.journalResearchAreaMathematics-
dc.relation.journalWebOfScienceCategoryMathematics, Applied-
dc.subject.keywordPlusARCHITECTURES-
dc.subject.keywordPlusHARDWARE-
dc.subject.keywordPlusFIELDS-
dc.subject.keywordPlusFPGA-
dc.subject.keywordAuthorFinite field-
dc.subject.keywordAuthorIrreducible trinomial-
dc.subject.keywordAuthorBit-serial multiplier-
dc.subject.keywordAuthorPairing-based cryptography-
Files in This Item
There are no files associated with this item.
Appears in
Collections
School of Cyber Security > Department of Information Security > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Altmetrics

Total Views & Downloads

BROWSE