Energy-aware instruction cache design using small trace cache
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kim, J. M. | - |
dc.contributor.author | Chung, S. W. | - |
dc.contributor.author | Kim, C. H. | - |
dc.date.accessioned | 2021-09-08T01:51:34Z | - |
dc.date.available | 2021-09-08T01:51:34Z | - |
dc.date.created | 2021-06-11 | - |
dc.date.issued | 2010-07 | - |
dc.identifier.issn | 1751-8601 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/116167 | - |
dc.description.abstract | An instruction cache consumes a significant amount of energy in modern microprocessors. Therefore energy efficiency as well as performance should be considered when designing instruction cache architecture, especially for embedded processors. The authors propose a new instruction cache architecture for reducing dynamic energy consumption with negligible performance degradation, unlike typical architecture-level approaches which reduce dynamic energy consumption by sacrificing performance. The proposed instruction cache is composed of two caches: a large main instruction cache and a small low-power trace cache (LPT-cache). When a request comes into the proposed cache, either main instruction cache or LPT-cache is only accessed by utilising the information from the modified branch target buffer which enables predictions with very high accuracy. The proposed technique reduces the dynamic energy consumption significantly by replacing the accesses to a large main instruction cache with those to a small LPT-cache. Simulation results show that the proposed technique reduces dynamic energy consumption by 14.6% on average with negligible performance degradation over the traditional instruction cache. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | INST ENGINEERING TECHNOLOGY-IET | - |
dc.title | Energy-aware instruction cache design using small trace cache | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Chung, S. W. | - |
dc.identifier.doi | 10.1049/iet-cdt.2009.0049 | - |
dc.identifier.scopusid | 2-s2.0-77954296649 | - |
dc.identifier.wosid | 000279105500004 | - |
dc.identifier.bibliographicCitation | IET COMPUTERS AND DIGITAL TECHNIQUES, v.4, no.4, pp.293 - 305 | - |
dc.relation.isPartOf | IET COMPUTERS AND DIGITAL TECHNIQUES | - |
dc.citation.title | IET COMPUTERS AND DIGITAL TECHNIQUES | - |
dc.citation.volume | 4 | - |
dc.citation.number | 4 | - |
dc.citation.startPage | 293 | - |
dc.citation.endPage | 305 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Theory & Methods | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.