A Novel Fault Location Scheme on Korean Electric Railway System Using the 9-Conductor Representation
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lee, Changmu | - |
dc.contributor.author | Lee, Hansang | - |
dc.contributor.author | Yoon, Dong-Hee | - |
dc.contributor.author | Lee, Hanmin | - |
dc.contributor.author | Song, Jiyoung | - |
dc.contributor.author | Jang, Gilsoo | - |
dc.contributor.author | Han, Byungmoon | - |
dc.date.accessioned | 2021-09-08T02:41:09Z | - |
dc.date.available | 2021-09-08T02:41:09Z | - |
dc.date.created | 2021-06-11 | - |
dc.date.issued | 2010-06 | - |
dc.identifier.issn | 1975-0102 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/116318 | - |
dc.description.abstract | This paper presents a novel fault location scheme on Korean AC electric railway systems. On AC railway system, because of long distance, 40[km] or above, between two railway substations, a fault location technique is very important. Since the fault current flows through the catenary system, it must be modeled exactly to analyze the fault current magnitude and fault location. In this paper, suggesting the novel scheme of fault location, a 9-conductor modeling technique including boost wires and impedance bonds is introduced based on the characteristics of Korean AC electric railway. After obtaining a 9-conductor modeling, the railway system is constructed for computer simulation by using PSCAD/EMTDC. By case studies, we can verify superiority of a new fault location scheme and propose a powerful model for fault analysis on electric railway systems. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | KOREAN INST ELECTR ENG | - |
dc.title | A Novel Fault Location Scheme on Korean Electric Railway System Using the 9-Conductor Representation | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Jang, Gilsoo | - |
dc.identifier.doi | 10.5370/JEET.2010.5.2.220 | - |
dc.identifier.scopusid | 2-s2.0-77953794455 | - |
dc.identifier.wosid | 000278238700005 | - |
dc.identifier.bibliographicCitation | JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, v.5, no.2, pp.220 - 227 | - |
dc.relation.isPartOf | JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY | - |
dc.citation.title | JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY | - |
dc.citation.volume | 5 | - |
dc.citation.number | 2 | - |
dc.citation.startPage | 220 | - |
dc.citation.endPage | 227 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.identifier.kciid | ART001446099 | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.description.journalRegisteredClass | kci | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordAuthor | Fault analysis | - |
dc.subject.keywordAuthor | Boost wire | - |
dc.subject.keywordAuthor | Korea AC electric railway system | - |
dc.subject.keywordAuthor | Fault current ratio | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.