Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

Synthesis of Small Diameter Silicon Nanowires on SiO2 and Si3N4 Surfaces

Full metadata record
DC Field Value Language
dc.contributor.authorAhn, Jae Hyun-
dc.contributor.authorLee, Jae-Hyun-
dc.contributor.authorKoo, Tae-Woong-
dc.contributor.authorKang, MyungGil-
dc.contributor.authorWhang, Dongmok-
dc.contributor.authorHwang, SungWoo-
dc.date.accessioned2021-09-08T03:23:35Z-
dc.date.available2021-09-08T03:23:35Z-
dc.date.created2021-06-11-
dc.date.issued2010-05-
dc.identifier.issn0916-8524-
dc.identifier.urihttps://scholar.korea.ac.kr/handle/2021.sw.korea/116498-
dc.description.abstractWe report successful bottom-up synthesis of small diameter silicon nanowires (SiNWs) on SiO2 and Si3N4 surfaces. SiNWs with diameter comparable to the diameter of the Au nano-particles (10-20 nm) were grown on these surfaces, as well as on Si substrates which are commonly used for the nanowire growth. The growth temperature for obtaining a high density of SiNWs on SiO2 and Si3N4 substrates is higher (460-470 degrees C) than that of the case of normal Si substrates (440 degrees C). The growth on patterned substrates demonstrates that SiNWs can be selectively grown. Furthermore, the guided growth over metal structures is also shown to be possible. Selective growth of SiNWs on pre-patterned surfaces opens up the possibility of self-aligning SiNWs for the integration of complex device structures.-
dc.languageEnglish-
dc.language.isoen-
dc.publisherIEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG-
dc.subjectPERFORMANCE-
dc.subjectGROWTH-
dc.subjectARRAYS-
dc.subjectELECTRONICS-
dc.subjectTRANSISTORS-
dc.titleSynthesis of Small Diameter Silicon Nanowires on SiO2 and Si3N4 Surfaces-
dc.typeArticle-
dc.contributor.affiliatedAuthorHwang, SungWoo-
dc.identifier.doi10.1587/transele.E93.C.546-
dc.identifier.scopusid2-s2.0-77951778071-
dc.identifier.wosid000281341500004-
dc.identifier.bibliographicCitationIEICE TRANSACTIONS ON ELECTRONICS, v.E93C, no.5, pp.546 - 551-
dc.relation.isPartOfIEICE TRANSACTIONS ON ELECTRONICS-
dc.citation.titleIEICE TRANSACTIONS ON ELECTRONICS-
dc.citation.volumeE93C-
dc.citation.number5-
dc.citation.startPage546-
dc.citation.endPage551-
dc.type.rimsART-
dc.type.docTypeArticle-
dc.description.journalClass1-
dc.description.journalRegisteredClassscie-
dc.description.journalRegisteredClassscopus-
dc.relation.journalResearchAreaEngineering-
dc.relation.journalWebOfScienceCategoryEngineering, Electrical & Electronic-
dc.subject.keywordPlusPERFORMANCE-
dc.subject.keywordPlusGROWTH-
dc.subject.keywordPlusARRAYS-
dc.subject.keywordPlusELECTRONICS-
dc.subject.keywordPlusTRANSISTORS-
dc.subject.keywordAuthorsilicon nanowire-
dc.subject.keywordAuthorVLS-
dc.subject.keywordAuthorbottom-up synthesis-
dc.subject.keywordAuthorselective growth-
Files in This Item
There are no files associated with this item.
Appears in
Collections
College of Engineering > School of Electrical Engineering > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Altmetrics

Total Views & Downloads

BROWSE