A Simplified Superior Floating-Body/Gate DRAM Cell
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lu, Zhichao | - |
dc.contributor.author | Fossum, Jerry G. | - |
dc.contributor.author | Yang, Ji-Woon | - |
dc.contributor.author | Harris, H. Rusty | - |
dc.contributor.author | Trivedi, Vishal R. | - |
dc.contributor.author | Chu, Min | - |
dc.contributor.author | Thompson, Scott E. | - |
dc.date.accessioned | 2021-09-08T19:29:58Z | - |
dc.date.available | 2021-09-08T19:29:58Z | - |
dc.date.created | 2021-06-10 | - |
dc.date.issued | 2009-03 | - |
dc.identifier.issn | 0741-3106 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/120533 | - |
dc.description.abstract | The basic concept of a simplified and easily manufacturable version of the two-transistor floating-body/gate DRAM cell (FBGC) is proposed and demonstrated via simulation and fabrication/experiment. Converting the charge-storage transistor (T1) to a gated diode enables easy and direct connection of its body to the gate of the sensing transistor in conventional planar SOI CMOS and in FinFET technologies, and also reduces the cell size. Numerical simulations show that the new cell can yield a much better signal margin and dissipate much less power than the one-transistor floating-body DRAM cells currently being assessed. A FinFET-based prototype of the new cell provides experimental corroboration of these features. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.subject | LOW-POWER | - |
dc.title | A Simplified Superior Floating-Body/Gate DRAM Cell | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Yang, Ji-Woon | - |
dc.identifier.doi | 10.1109/LED.2008.2012006 | - |
dc.identifier.wosid | 000263920400025 | - |
dc.identifier.bibliographicCitation | IEEE ELECTRON DEVICE LETTERS, v.30, no.3, pp.282 - 284 | - |
dc.relation.isPartOf | IEEE ELECTRON DEVICE LETTERS | - |
dc.citation.title | IEEE ELECTRON DEVICE LETTERS | - |
dc.citation.volume | 30 | - |
dc.citation.number | 3 | - |
dc.citation.startPage | 282 | - |
dc.citation.endPage | 284 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | LOW-POWER | - |
dc.subject.keywordAuthor | Capacitorless DRAM | - |
dc.subject.keywordAuthor | charge dynamics | - |
dc.subject.keywordAuthor | FinFETs | - |
dc.subject.keywordAuthor | floating-body effects | - |
dc.subject.keywordAuthor | gated diode | - |
dc.subject.keywordAuthor | GIDL current | - |
dc.subject.keywordAuthor | SOI MOSFETs | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.