FLOATING-BASE BJT TYPE ESD DEVICE FOR RFID CHIP
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Chung, Jinyong | - |
dc.contributor.author | Kang, Hee-Bok | - |
dc.contributor.author | Hong, Suk-Kyoung | - |
dc.contributor.author | Yoon, Gyuhan | - |
dc.contributor.author | Sung, Man Young | - |
dc.contributor.author | Choi, Bok-Gil | - |
dc.date.accessioned | 2021-09-09T01:11:05Z | - |
dc.date.available | 2021-09-09T01:11:05Z | - |
dc.date.created | 2021-06-10 | - |
dc.date.issued | 2009 | - |
dc.identifier.issn | 1058-4587 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/122150 | - |
dc.description.abstract | N-WELL floating base is sandwiched between P+ emitter and P-WELL collector in the proposed floating base vertical PNP electro-static discharge (ESD) protection device. Floating base bipolar junction transistor (BJT) ESD protection device increases the current performance of the parasitic BJT in the ESD mode. During the negative voltage phase of RF antenna signal, the negative voltage range of RF antenna signal is extended to around -10 V at the high RF power field without latch-up failure. The minimum P+ anode layout area of the floating base type BJT ESD device is 400 m2 for the target ESD voltage of 2000 V in human body model (HBM) mode. The parasitic capacitance of the floating base type BJT ESD protection device is about 0.4 pF. The layout area of the proposed floating base type BJT ESD protection device is 50% smaller that of the conventional NMOS diode type ESD protection device for the target ESD voltage of 2000 V in HBM mode. The rewards of the floating base type BJT ESD device will come in the form of improved yields, higher reliability, and substantially lower costs of RFID chip manufacturing. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | TAYLOR & FRANCIS LTD | - |
dc.title | FLOATING-BASE BJT TYPE ESD DEVICE FOR RFID CHIP | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Sung, Man Young | - |
dc.identifier.doi | 10.1080/10584580903062457 | - |
dc.identifier.scopusid | 2-s2.0-78650910911 | - |
dc.identifier.wosid | 000269144400006 | - |
dc.identifier.bibliographicCitation | INTEGRATED FERROELECTRICS, v.105, pp.45 - 52 | - |
dc.relation.isPartOf | INTEGRATED FERROELECTRICS | - |
dc.citation.title | INTEGRATED FERROELECTRICS | - |
dc.citation.volume | 105 | - |
dc.citation.startPage | 45 | - |
dc.citation.endPage | 52 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalResearchArea | Physics | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.relation.journalWebOfScienceCategory | Physics, Applied | - |
dc.relation.journalWebOfScienceCategory | Physics, Condensed Matter | - |
dc.subject.keywordAuthor | RFID | - |
dc.subject.keywordAuthor | ESD | - |
dc.subject.keywordAuthor | PN-diode | - |
dc.subject.keywordAuthor | Floating base | - |
dc.subject.keywordAuthor | BJT | - |
dc.subject.keywordAuthor | HBM | - |
dc.subject.keywordAuthor | MM | - |
dc.subject.keywordAuthor | CDM | - |
dc.subject.keywordAuthor | FeRAM | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.