On-demand solution to minimize I-cache leakage energy with maintaining performance
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Chung, Sung Woo | - |
dc.contributor.author | Skadron, Kevin | - |
dc.date.accessioned | 2021-09-09T12:54:40Z | - |
dc.date.available | 2021-09-09T12:54:40Z | - |
dc.date.created | 2021-06-15 | - |
dc.date.issued | 2008-01 | - |
dc.identifier.issn | 0018-9340 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/124480 | - |
dc.description.abstract | This paper describes a new on-demand wake-up prediction policy for reducing leakage power. The key insight is that branch prediction can be used to selectively wake up only the needed cache line. This achieves better leakage savings than the best prior policies while avoiding the performance overheads of those policies, without needing an extra prediction structure. The proposed policy reduces leakage energy by 92.7 percent with only 0.08 percent performance overhead on average. The branch- prediction-based approach requires an extra pipeline stage for wake up, which adds to the branch misprediction penalty. Fortunately, this cost is mitigated because the extra wake-up stage is overlapped with misprediction recovery. This paper assumes the superdrowsy leakage control technique using reduced supply voltage because it is well suited to the instruction cache's criticality. However, the proposed policy can be also applied to other leakage- saving circuit techniques. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | IEEE COMPUTER SOC | - |
dc.title | On-demand solution to minimize I-cache leakage energy with maintaining performance | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Chung, Sung Woo | - |
dc.identifier.doi | 10.1109/TC.2007.70770 | - |
dc.identifier.scopusid | 2-s2.0-36849054473 | - |
dc.identifier.wosid | 000251048500002 | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON COMPUTERS, v.57, no.1, pp.7 - 24 | - |
dc.relation.isPartOf | IEEE TRANSACTIONS ON COMPUTERS | - |
dc.citation.title | IEEE TRANSACTIONS ON COMPUTERS | - |
dc.citation.volume | 57 | - |
dc.citation.number | 1 | - |
dc.citation.startPage | 7 | - |
dc.citation.endPage | 24 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordAuthor | microprocessor | - |
dc.subject.keywordAuthor | instruction cache | - |
dc.subject.keywordAuthor | leakage | - |
dc.subject.keywordAuthor | branch predictor | - |
dc.subject.keywordAuthor | wake-up policy | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.