Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

Interface engineering of 9X stacked 3D NAND flash memory using hydrogen post-treatment annealing

Full metadata record
DC Field Value Language
dc.contributor.authorChoi, Saeyan-
dc.contributor.authorKim, Seungsob-
dc.contributor.authorBang, Seain-
dc.contributor.authorKim, Jungchun-
dc.contributor.authorPark, Dong Geun-
dc.contributor.authorJin, Seunghee-
dc.contributor.authorKim, Min Jung-
dc.contributor.authorKwon, Eunmee-
dc.contributor.authorLee, Jae Woo-
dc.date.accessioned2022-12-08T07:42:16Z-
dc.date.available2022-12-08T07:42:16Z-
dc.date.created2022-12-08-
dc.date.issued2023-01-08-
dc.identifier.issn0957-4484-
dc.identifier.urihttps://scholar.korea.ac.kr/handle/2021.sw.korea/146454-
dc.description.abstractThis study investigates the effects of hydrogen post-treatment on 3D NAND flash memory. Hydrogen post-treatment annealing (PTA) is suggested to passivate the defects in the tunneling oxide/poly-Si interface and inside the poly-Si channel. However, excess hydrogen PTA can release hydrogen atoms from the passivated defects, which may degrade device performance. Therefore, it is important to determine the appropriate PTA condition for optimization of the device performance. Three different conditions for hydrogen PTA, namely Reference, H, and H++, are applied to observe the effects on device performance. The activation energy (E-a) of the device parameters was extracted according to the hydrogen PTA condition to analyze the effects. The extracted E-a is about 74 meV for Reference, 53 meV for H, and 58 meV for H++ conditions, with the best performance observed at the H condition. Optimal hydrogen PTA shows the best on-current (51% higher than Reference) and stable short-term retention (66% suppressed Delta V-T than Reference) in 9X stacked 3D NAND flash memory.-
dc.languageEnglish-
dc.language.isoen-
dc.publisherIOP Publishing Ltd-
dc.subjectTRANSCONDUCTANCE DEGRADATION-
dc.subjectTHRESHOLD VOLTAGE-
dc.subjectPOLYSILICON-
dc.subjectOXIDE-
dc.subjectPASSIVATION-
dc.subjectTRANSISTORS-
dc.titleInterface engineering of 9X stacked 3D NAND flash memory using hydrogen post-treatment annealing-
dc.typeArticle-
dc.contributor.affiliatedAuthorLee, Jae Woo-
dc.identifier.doi10.1088/1361-6528/ac97a1-
dc.identifier.scopusid2-s2.0-85141004709-
dc.identifier.wosid000877314500001-
dc.identifier.bibliographicCitationNANOTECHNOLOGY, v.34, no.2-
dc.relation.isPartOfNANOTECHNOLOGY-
dc.citation.titleNANOTECHNOLOGY-
dc.citation.volume34-
dc.citation.number2-
dc.type.rimsART-
dc.type.docTypeArticle-
dc.description.journalClass1-
dc.description.journalRegisteredClassscopus-
dc.relation.journalResearchAreaScience & Technology - Other Topics-
dc.relation.journalResearchAreaMaterials Science-
dc.relation.journalResearchAreaPhysics-
dc.relation.journalWebOfScienceCategoryNanoscience & Nanotechnology-
dc.relation.journalWebOfScienceCategoryMaterials Science, Multidisciplinary-
dc.relation.journalWebOfScienceCategoryPhysics, Applied-
dc.subject.keywordPlusTRANSCONDUCTANCE DEGRADATION-
dc.subject.keywordPlusTHRESHOLD VOLTAGE-
dc.subject.keywordPlusPOLYSILICON-
dc.subject.keywordPlusOXIDE-
dc.subject.keywordPlusPASSIVATION-
dc.subject.keywordPlusTRANSISTORS-
dc.subject.keywordAuthor3D NAND flash memory-
dc.subject.keywordAuthoractivation energy-
dc.subject.keywordAuthorhydrogen post-treatment annealing-
dc.subject.keywordAuthorinterface trap-
dc.subject.keywordAuthorenergy band diagram-
dc.subject.keywordAuthorretention-
Files in This Item
There are no files associated with this item.
Appears in
Collections
Graduate School > Department of Electronics and Information Engineering > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Altmetrics

Total Views & Downloads

BROWSE