A Low-Power Network-on-Chip Architecture for Tile-based Chip Multi-Processors
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Junghee Lee | - |
dc.date.accessioned | 2021-08-28T16:37:27Z | - |
dc.date.available | 2021-08-28T16:37:27Z | - |
dc.date.created | 2021-04-22 | - |
dc.date.issued | 2016-05-20 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/29245 | - |
dc.publisher | Association for Computing Machinery | - |
dc.title | A Low-Power Network-on-Chip Architecture for Tile-based Chip Multi-Processors | - |
dc.title.alternative | A Low-Power Network-on-Chip Architecture for Tile-based Chip Multi-Processors | - |
dc.type | Conference | - |
dc.contributor.affiliatedAuthor | Junghee Lee | - |
dc.identifier.bibliographicCitation | ACM International Conference on Great Lakes Symposium on VLSI | - |
dc.relation.isPartOf | ACM International Conference on Great Lakes Symposium on VLSI | - |
dc.relation.isPartOf | Proc. of ACM International Conference on Great Lakes Symposium on VLSI | - |
dc.citation.title | ACM International Conference on Great Lakes Symposium on VLSI | - |
dc.citation.conferencePlace | US | - |
dc.citation.conferenceDate | 2016-05-18 | - |
dc.type.rims | CONF | - |
dc.description.journalClass | 1 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.