Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

A Low-Power Network-on-Chip Architecture for Tile-based Chip Multi-Processors

Full metadata record
DC Field Value Language
dc.contributor.authorJunghee Lee-
dc.date.accessioned2021-08-28T16:37:27Z-
dc.date.available2021-08-28T16:37:27Z-
dc.date.created2021-04-22-
dc.date.issued2016-05-20-
dc.identifier.urihttps://scholar.korea.ac.kr/handle/2021.sw.korea/29245-
dc.publisherAssociation for Computing Machinery-
dc.titleA Low-Power Network-on-Chip Architecture for Tile-based Chip Multi-Processors-
dc.title.alternativeA Low-Power Network-on-Chip Architecture for Tile-based Chip Multi-Processors-
dc.typeConference-
dc.contributor.affiliatedAuthorJunghee Lee-
dc.identifier.bibliographicCitationACM International Conference on Great Lakes Symposium on VLSI-
dc.relation.isPartOfACM International Conference on Great Lakes Symposium on VLSI-
dc.relation.isPartOfProc. of ACM International Conference on Great Lakes Symposium on VLSI-
dc.citation.titleACM International Conference on Great Lakes Symposium on VLSI-
dc.citation.conferencePlaceUS-
dc.citation.conferenceDate2016-05-18-
dc.type.rimsCONF-
dc.description.journalClass1-
Files in This Item
There are no files associated with this item.
Appears in
Collections
School of Cyber Security > Department of Information Security > 2. Conference Papers

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Altmetrics

Total Views & Downloads

BROWSE