A DLL-Based Quadrature Clock Generator With a 3-Stage Quad Delay Unit Using the Sub-Range Phase Interpolator for Low-Jitter and High-Phase Accuracy DRAM Applications
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Yoon, Youngbog | - |
dc.contributor.author | Park, Hyunsu | - |
dc.contributor.author | Kim, Chulwoo | - |
dc.date.accessioned | 2021-08-30T09:35:54Z | - |
dc.date.available | 2021-08-30T09:35:54Z | - |
dc.date.created | 2021-06-19 | - |
dc.date.issued | 2020-11 | - |
dc.identifier.issn | 1549-7747 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/51911 | - |
dc.description.abstract | In an effort to keep pace with bandwidth growth, DRAM employes the quad data rate (QDR) to transfer four data in one clock cycle. In recent graphic memories, QDR is being implemented by a phase-locked loop (PLL). However, it is hard to apply a PLL to main and mobile memories for its high power dissipation and hardware cost. Therefore, we propose a new delay-locked loop-based quadrature clock generator (DLL-QCG) to replace a PLL. A sub-range technique is adopted for a phase interpolator (PI) to achieve a very fine resolution with low power and small area. A tiny resolution mitigates the jitter accumulation effect of the conventional all-digital DLL-QCG and reduces a phase error. With the introduction of the sub-range PI, the delay line structure is changed from two-stage (coarse-fine) to three-stage (coarse-fine-finer). To control this, we also develop a new controller, which ensures clock quality through seamless boundary switching at the fine-to-finer. The circuit is fabricated using a 28 nm CMOS FDSOI technology with a 1 V supply voltage and an area of 0.0072 mm(2). It operates from 1.8 to 2.5 GHz and achieves a phase error of 3.35x00B0; to 6.35x00B0; without a quadrature-phase collector. In addition, the measured RMS and peak-to-peak jitters at operating bandwidth are 1.05 to 1.71 ps and 8.4 to 12 ps, respectively. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.subject | LOCKED LOOP | - |
dc.title | A DLL-Based Quadrature Clock Generator With a 3-Stage Quad Delay Unit Using the Sub-Range Phase Interpolator for Low-Jitter and High-Phase Accuracy DRAM Applications | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, Chulwoo | - |
dc.identifier.doi | 10.1109/TCSII.2020.2976983 | - |
dc.identifier.scopusid | 2-s2.0-85081385244 | - |
dc.identifier.wosid | 000604257500008 | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, v.67, no.11, pp.2342 - 2346 | - |
dc.relation.isPartOf | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | - |
dc.citation.title | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | - |
dc.citation.volume | 67 | - |
dc.citation.number | 11 | - |
dc.citation.startPage | 2342 | - |
dc.citation.endPage | 2346 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | LOCKED LOOP | - |
dc.subject.keywordAuthor | Clocks | - |
dc.subject.keywordAuthor | Delays | - |
dc.subject.keywordAuthor | Delay lines | - |
dc.subject.keywordAuthor | Random access memory | - |
dc.subject.keywordAuthor | Generators | - |
dc.subject.keywordAuthor | Switches | - |
dc.subject.keywordAuthor | Jitter | - |
dc.subject.keywordAuthor | CMOS | - |
dc.subject.keywordAuthor | ADDLL | - |
dc.subject.keywordAuthor | multi-phase clock generator | - |
dc.subject.keywordAuthor | MPCG | - |
dc.subject.keywordAuthor | MDLL | - |
dc.subject.keywordAuthor | QDR | - |
dc.subject.keywordAuthor | DRAM | - |
dc.subject.keywordAuthor | sub-range | - |
dc.subject.keywordAuthor | phase interpolator | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.