An Area-Efficient and Wide-Range Inter-Signal Skew Compensation Scheme With the Embedded Bypass Control Register Operating as a Binary Search Algorithm for DRAM Applications
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Yoon, Youngbog | - |
dc.contributor.author | Kim, Chulwoo | - |
dc.date.accessioned | 2021-08-30T12:24:04Z | - |
dc.date.available | 2021-08-30T12:24:04Z | - |
dc.date.created | 2021-06-19 | - |
dc.date.issued | 2020-10 | - |
dc.identifier.issn | 1549-7747 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/52550 | - |
dc.description.abstract | The timing skew between signals reduces the timing margin of the receiver and limits the data rate of the parallel link. This issue becomes more critical for applications with many IO pins, such as a high bandwidth memory (HBM). The inter-signal skew compensation scheme for many IO pins requires not only de-skew performance but also the minimization of area and power overheads. In this brief, we propose an inter-pin skew compensation scheme using bypass-controlled all digital delay locked loops (ADDLL). The adoption of the proposed bypass control register that operates with a binary search algorithm, such as the successive approximation register (SAR), allows the digital control delay line (DCDL) controller to be embedded in the delay line. This can alleviate the limitation of bandwidth, which is a disadvantage of SAR and occupies smaller area than SAR whereas maintaining the fast lock time. The circuit is fabricated using a 28 nm CMOS technology with a 1 V supply voltage and an area of 0.0009 mm(2) for one de-skew module. The measured result shows that inter-signal skew is reduced to less than 3 ps for 2 Gb/s/pin x 8 parallel signals. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.subject | LOOP | - |
dc.title | An Area-Efficient and Wide-Range Inter-Signal Skew Compensation Scheme With the Embedded Bypass Control Register Operating as a Binary Search Algorithm for DRAM Applications | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, Chulwoo | - |
dc.identifier.doi | 10.1109/TCSII.2019.2951412 | - |
dc.identifier.scopusid | 2-s2.0-85092104057 | - |
dc.identifier.wosid | 000572634400020 | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, v.67, no.10, pp.1775 - 1779 | - |
dc.relation.isPartOf | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | - |
dc.citation.title | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | - |
dc.citation.volume | 67 | - |
dc.citation.number | 10 | - |
dc.citation.startPage | 1775 | - |
dc.citation.endPage | 1779 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | LOOP | - |
dc.subject.keywordAuthor | Delays | - |
dc.subject.keywordAuthor | Registers | - |
dc.subject.keywordAuthor | Delay lines | - |
dc.subject.keywordAuthor | Through-silicon vias | - |
dc.subject.keywordAuthor | Pins | - |
dc.subject.keywordAuthor | Generators | - |
dc.subject.keywordAuthor | Random access memory | - |
dc.subject.keywordAuthor | CMOS | - |
dc.subject.keywordAuthor | delay-locked loop | - |
dc.subject.keywordAuthor | ADDLL | - |
dc.subject.keywordAuthor | per-pin skew | - |
dc.subject.keywordAuthor | inter-signal skew compensation | - |
dc.subject.keywordAuthor | bit-deskew | - |
dc.subject.keywordAuthor | SAR | - |
dc.subject.keywordAuthor | open-loop | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.