An Adaptive Thermal Management Framework for Heterogeneous Multi-Core Processors
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kim, Young Geun | - |
dc.contributor.author | Kim, Minyong | - |
dc.contributor.author | Kong, Joonho | - |
dc.contributor.author | Chung, Sung Woo | - |
dc.date.accessioned | 2021-08-30T21:30:57Z | - |
dc.date.available | 2021-08-30T21:30:57Z | - |
dc.date.created | 2021-06-18 | - |
dc.date.issued | 2020-06-01 | - |
dc.identifier.issn | 0018-9340 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/55081 | - |
dc.description.abstract | Off-the-shelf embedded systems have adopted heterogeneous multi-core processors which have high-performance big cores and low-power small cores. Though there are two different types of cores in heterogeneous multi-core processors, conventional DVFS (Dynamic Voltage and Frequency Scaling)-based DTM (Dynamic Thermal Management) techniques do not utilize the different types of cores to cool down hot cores. Rather, they primarily reduce the voltage and frequency of the hot cores, leading to performance degradation. In this article, we propose a novel adaptive DTM framework for heterogeneous multi-core processors, which utilizes the big and small cores to prevent performance degradation. Our proposed framework exploits two migration-based DTM techniques: 1) a technique (denoted as Migration(big <-> big)) that migrates applications from hot big cores (big cores whose temperature is above a pre-defined threshold) to cold big cores (big cores whose temperature is below the threshold) and 2) a technique (denoted as Migration(big <-> small)) that migrates all applications from the big cores to the small cores. In case of thermal emergency of the big cores, our proposed framework checks the number of cold big cores. When there exist available cold big cores, our proposed framework employs Migration(big <-> big) to cool down the hot big cores while not reducing the big core frequency. On the other hand, when there does not exist any available cold big core, our proposed framework employs one between Migration(big <-> small) and a DVFS-based DTM technique, which is expected to result in better performance. In our experiments on an embedded development board, our proposed framework improves the average performance by 8.9 percent, compared to ARM's DVFS-based IPA (Intelligent Power Allocation), satisfying thermal constraints. Our framework also improves the average performance by 10.4 percent, compared to a state-of-the-art predictive DVFS-based DTM technique. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | IEEE COMPUTER SOC | - |
dc.subject | TEMPERATURE-AWARE DVFS | - |
dc.subject | POWER MANAGEMENT | - |
dc.subject | ENERGY | - |
dc.subject | OPTIMIZATION | - |
dc.subject | PERFORMANCE | - |
dc.subject | FREQUENCY | - |
dc.subject | MIGRATION | - |
dc.subject | VOLTAGE | - |
dc.subject | SENSOR | - |
dc.subject | IMPACT | - |
dc.title | An Adaptive Thermal Management Framework for Heterogeneous Multi-Core Processors | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Chung, Sung Woo | - |
dc.identifier.doi | 10.1109/TC.2020.2970062 | - |
dc.identifier.scopusid | 2-s2.0-85084934810 | - |
dc.identifier.wosid | 000536298000010 | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON COMPUTERS, v.69, no.6, pp.894 - 906 | - |
dc.relation.isPartOf | IEEE TRANSACTIONS ON COMPUTERS | - |
dc.citation.title | IEEE TRANSACTIONS ON COMPUTERS | - |
dc.citation.volume | 69 | - |
dc.citation.number | 6 | - |
dc.citation.startPage | 894 | - |
dc.citation.endPage | 906 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | TEMPERATURE-AWARE DVFS | - |
dc.subject.keywordPlus | POWER MANAGEMENT | - |
dc.subject.keywordPlus | ENERGY | - |
dc.subject.keywordPlus | OPTIMIZATION | - |
dc.subject.keywordPlus | PERFORMANCE | - |
dc.subject.keywordPlus | FREQUENCY | - |
dc.subject.keywordPlus | MIGRATION | - |
dc.subject.keywordPlus | VOLTAGE | - |
dc.subject.keywordPlus | SENSOR | - |
dc.subject.keywordPlus | IMPACT | - |
dc.subject.keywordAuthor | Thermal management | - |
dc.subject.keywordAuthor | heterogeneous multi-core processor | - |
dc.subject.keywordAuthor | migration | - |
dc.subject.keywordAuthor | DVFS | - |
dc.subject.keywordAuthor | embedded system | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.