12-Gb/s Over Four Balanced Lines Utilizing NRZ Braid Clock Signaling With No Data Overhead and Spread Transition Scheme for 8K UHD Intra-Panel Interfaces
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lee, Yeonho | - |
dc.contributor.author | Choi, Yoonjae | - |
dc.contributor.author | Song, Junyoung | - |
dc.contributor.author | Hwang, Sewook | - |
dc.contributor.author | Bae, Sang-Geun | - |
dc.contributor.author | Jun, Jaehun | - |
dc.contributor.author | Kim, Chulwoo | - |
dc.date.accessioned | 2021-09-01T19:24:56Z | - |
dc.date.available | 2021-09-01T19:24:56Z | - |
dc.date.created | 2021-06-19 | - |
dc.date.issued | 2019-02 | - |
dc.identifier.issn | 0018-9200 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/67723 | - |
dc.description.abstract | This paper presents a new pin/energy-efficient data and clock signaling scheme, named braid clock signaling (BCS). This signaling scheme efficiently embeds clock information into the data stream without data overhead, unnecessary pins, and channels for clock. To remove the data overhead, the clock information is embedded in every other data period. This high transition density (TD) leads to the enhanced jitter tracking performance of a receiver and increased stability. Furthermore, a spread transition scheme (STS) removes the additional power consumption for the embedded clock with little electromagnetic interference (EMI). As non-return-to-zero (NRZ) signaling uses only two voltage levels, the NRZ BCS secures a large input voltage margin at the receiver side, unlike other pin-efficient multi-level signaling schemes. An analysis of the secured voltage margin shows improved energy efficiency over conventional pin-efficient multi-level signaling schemes, even without consideration of their clocking power dissipation. The prototype transceiver is fabricated in a 28-nm CMOS process with a 12-Gb/s delay-locked loop (DLL)-based receiver over four lines. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.subject | GB/S | - |
dc.subject | DESIGN | - |
dc.title | 12-Gb/s Over Four Balanced Lines Utilizing NRZ Braid Clock Signaling With No Data Overhead and Spread Transition Scheme for 8K UHD Intra-Panel Interfaces | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, Chulwoo | - |
dc.identifier.doi | 10.1109/JSSC.2018.2878814 | - |
dc.identifier.scopusid | 2-s2.0-85056567830 | - |
dc.identifier.wosid | 000457824800013 | - |
dc.identifier.bibliographicCitation | IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.54, no.2, pp.463 - 475 | - |
dc.relation.isPartOf | IEEE JOURNAL OF SOLID-STATE CIRCUITS | - |
dc.citation.title | IEEE JOURNAL OF SOLID-STATE CIRCUITS | - |
dc.citation.volume | 54 | - |
dc.citation.number | 2 | - |
dc.citation.startPage | 463 | - |
dc.citation.endPage | 475 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | GB/S | - |
dc.subject.keywordPlus | DESIGN | - |
dc.subject.keywordAuthor | Braid clock signaling (BCS) | - |
dc.subject.keywordAuthor | clock-embedded signaling (CES) | - |
dc.subject.keywordAuthor | clock extraction | - |
dc.subject.keywordAuthor | electromagnetic interference (EMI) | - |
dc.subject.keywordAuthor | intra-panel interface (IPI) | - |
dc.subject.keywordAuthor | low power | - |
dc.subject.keywordAuthor | receiver margin | - |
dc.subject.keywordAuthor | transceiver | - |
dc.subject.keywordAuthor | transition density (TD) | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.