A Near-Threshold Voltage Oriented Digital Cell Library for High-Energy Efficiency and Optimized Performance in 65nm CMOS Process
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Jun, Jaehun | - |
dc.contributor.author | Song, Jaegeun | - |
dc.contributor.author | Kim, Chulwoo | - |
dc.date.accessioned | 2021-09-02T12:23:56Z | - |
dc.date.available | 2021-09-02T12:23:56Z | - |
dc.date.created | 2021-06-19 | - |
dc.date.issued | 2018-05 | - |
dc.identifier.issn | 1549-8328 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/75994 | - |
dc.description.abstract | A digital cell library operating in the near-threshold voltage (NTV) region is presented to obtain both high energy efficiency and optimized performance. The proposed library oriented to the NTV region is optimized using the parasitic effects of nanometer process technology and a body-biasing technique. To maximize the energy efficiency, the proposed cell library utilized the minimum width allowed by the process as the base width unit. To enhance the performance, digital cells were developed with various strengths whose sizing method relies on the minimum unit width, reverse short channel effect, and inverse narrow width effect. An asymmetric gate-length scheme is applied to multi-fan-in logic gates to increase the performance. Also, the proposed TAP cell was added, combined with an inverter-based forward body-biasing circuit. Finally, a library with 59 cells was developed and made available for synthesis and automatic layout and the proposed NTV library was then evaluated with ISCAS benchmark logics. The proposed NTV cell library shows more than 10 similar to 20% less energy consumption compared with a conventional digital cell library using minimum gate length and monolithic width. EDP is also increased by 10 similar to 20% with a simply controlled body-biasing scheme compared with the conventional one. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.subject | SUBTHRESHOLD | - |
dc.subject | TECHNOLOGIES | - |
dc.title | A Near-Threshold Voltage Oriented Digital Cell Library for High-Energy Efficiency and Optimized Performance in 65nm CMOS Process | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, Chulwoo | - |
dc.identifier.doi | 10.1109/TCSI.2017.2758793 | - |
dc.identifier.scopusid | 2-s2.0-85032744554 | - |
dc.identifier.wosid | 000428936100009 | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, v.65, no.5, pp.1567 - 1580 | - |
dc.relation.isPartOf | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS | - |
dc.citation.title | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS | - |
dc.citation.volume | 65 | - |
dc.citation.number | 5 | - |
dc.citation.startPage | 1567 | - |
dc.citation.endPage | 1580 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | SUBTHRESHOLD | - |
dc.subject.keywordPlus | TECHNOLOGIES | - |
dc.subject.keywordAuthor | CMOS integrated circuit | - |
dc.subject.keywordAuthor | near threshold voltage | - |
dc.subject.keywordAuthor | digital cell library | - |
dc.subject.keywordAuthor | energy efficiency | - |
dc.subject.keywordAuthor | EDP | - |
dc.subject.keywordAuthor | forward body biasing | - |
dc.subject.keywordAuthor | RSCE | - |
dc.subject.keywordAuthor | INWE | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
145 Anam-ro, Seongbuk-gu, Seoul, 02841, Korea+82-2-3290-2963
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.