A 1.3V input fast-transient-response time digital low-dropout regulator with a VSSa generator for DVFS system
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Min, Young-Jae | - |
dc.contributor.author | Jeong, Chan-Hui | - |
dc.contributor.author | Moon, Junil | - |
dc.contributor.author | Han, Youngsun | - |
dc.contributor.author | Kim, Soo-Won | - |
dc.contributor.author | Kim, Chulwoo | - |
dc.date.accessioned | 2021-09-03T04:01:40Z | - |
dc.date.available | 2021-09-03T04:01:40Z | - |
dc.date.created | 2021-06-16 | - |
dc.date.issued | 2017-07-10 | - |
dc.identifier.issn | 1349-2543 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/82844 | - |
dc.description.abstract | A fast transient-response digital low-dropout regulator ( D-LDO) is presented. To achieve fast-transient time, a VSSa generator and a coarse-fine power-MOS array techniques are proposed. The proposed D-LDO is implemented in a 65 nm CMOS technology with a die area of 0.067 mm(2). The measured recovery time is less than 0.32 us when the load step-up time is 0.1 us from 2.5mA to 120 mA, and the step-down time is 0.1 us at 1.2V of supply voltage. Moreover, the voltage spikes are less than 190mV. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG | - |
dc.subject | LOW-QUIESCENT CURRENT | - |
dc.subject | FREQUENCY COMPENSATION SCHEME | - |
dc.subject | VOLTAGE | - |
dc.title | A 1.3V input fast-transient-response time digital low-dropout regulator with a VSSa generator for DVFS system | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, Chulwoo | - |
dc.identifier.doi | 10.1587/elex.14.20170461 | - |
dc.identifier.scopusid | 2-s2.0-85023639196 | - |
dc.identifier.wosid | 000407866000008 | - |
dc.identifier.bibliographicCitation | IEICE ELECTRONICS EXPRESS, v.14, no.13 | - |
dc.relation.isPartOf | IEICE ELECTRONICS EXPRESS | - |
dc.citation.title | IEICE ELECTRONICS EXPRESS | - |
dc.citation.volume | 14 | - |
dc.citation.number | 13 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | LOW-QUIESCENT CURRENT | - |
dc.subject.keywordPlus | FREQUENCY COMPENSATION SCHEME | - |
dc.subject.keywordPlus | VOLTAGE | - |
dc.subject.keywordAuthor | low-dropout (LDO) regulator | - |
dc.subject.keywordAuthor | digital low-dropout (D-LDO) regulator | - |
dc.subject.keywordAuthor | fast-transient-response time | - |
dc.subject.keywordAuthor | dynamic voltage frequency scaling (DVFS) | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
145 Anam-ro, Seongbuk-gu, Seoul, 02841, Korea+82-2-3290-2963
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.