A 12-Bit 500-MS/s Current Steering CMOS DAC for High-Speed PLC Modems
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kwon, Chan-Keun | - |
dc.contributor.author | Moon, Junil | - |
dc.contributor.author | Kim, Soo-Won | - |
dc.date.accessioned | 2021-09-03T19:11:39Z | - |
dc.date.available | 2021-09-03T19:11:39Z | - |
dc.date.created | 2021-06-16 | - |
dc.date.issued | 2016-10 | - |
dc.identifier.issn | 0218-1266 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/87298 | - |
dc.description.abstract | A 12-bit 500-MS/s current steering digital-to-analog converter (DAC) for high-speed power line communication (PLC) modems is presented in this paper. The performance of current steering DAC is limited by the current cell mismatches and glitch problems caused by switching timing errors. In this paper, the current cell design procedure is presented to minimize random mismatches. Then, a new data-weighted averaging (DWA) technique with fewer glitches and low hardware complexity is proposed to compensate for the gradient mismatch. Spurious-free dynamic range (SFDR) improvement and low complexity are effectively achieved by employing both a row-column structure and a (CSA) structure as the floor plan of the proposed DAC. The proposed DAC is implemented in a standard 0.18-mu m CMOS process with an active area of 2.445 mm(2), which achieves a differential non linearity (DNL) of 0.25 LSB and an integral non-linearity (INL) of 0.19 LSB. Additionally, the SFDR increases by 13.2 dB (on average) when employing the proposed DWA technique. The total power consumption of the proposed DAC is 176 mW from a 1.8-V supply voltage. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | WORLD SCIENTIFIC PUBL CO PTE LTD | - |
dc.subject | D/A CONVERTER | - |
dc.subject | MM(2) | - |
dc.title | A 12-Bit 500-MS/s Current Steering CMOS DAC for High-Speed PLC Modems | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, Soo-Won | - |
dc.identifier.doi | 10.1142/S021812661650122X | - |
dc.identifier.scopusid | 2-s2.0-84979236384 | - |
dc.identifier.wosid | 000381393100009 | - |
dc.identifier.bibliographicCitation | JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, v.25, no.10 | - |
dc.relation.isPartOf | JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS | - |
dc.citation.title | JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS | - |
dc.citation.volume | 25 | - |
dc.citation.number | 10 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | D/A CONVERTER | - |
dc.subject.keywordPlus | MM(2) | - |
dc.subject.keywordAuthor | Current steering DAC | - |
dc.subject.keywordAuthor | current cell mismatch | - |
dc.subject.keywordAuthor | dynamic element matching | - |
dc.subject.keywordAuthor | DEM | - |
dc.subject.keywordAuthor | data-weighted averaging | - |
dc.subject.keywordAuthor | DWA | - |
dc.subject.keywordAuthor | PLC modems | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.