A 4 x 5-Gb/s 1.12-mu s Locking Time Reference-Less Receiver With Asynchronous Sampling-Based Frequency Acquisition and Clock Shared Subchannels
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Song, Junyoung | - |
dc.contributor.author | Hwang, Sewook | - |
dc.contributor.author | Kim, Chulwoo | - |
dc.date.accessioned | 2021-09-03T21:27:42Z | - |
dc.date.available | 2021-09-03T21:27:42Z | - |
dc.date.created | 2021-06-18 | - |
dc.date.issued | 2016-08 | - |
dc.identifier.issn | 1063-8210 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/87930 | - |
dc.description.abstract | A 4x5-Gb/s reference-less receiver is proposed in a 0.13-mu m CMOS technology. In the proposed reference-less clock and data recovery (CDR) circuit, asynchronous sampling-based frequency acquisition is proposed to achieve a fast frequency locking, and VCO calibration is proposed to attain a constant loop bandwidth. To reduce noise caused by multiple VCOs, a clock signal is forwarded from the main channel to the subchannels, and skews between the channels are compensated by a skew compensation algorithm. In the main channel, the reference-less CDR achieves a 1.12-mu s locking time, and the measured standard deviation of VCO gain is reduced from 0.33 to 0.08. The recovered clock jitter in the main channel is 1.591 ps(rms), and the power consumption of the main channel and the subchannels are 3.53 and 2.16 mW/Gb/s, respectively. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.subject | TRANSCEIVER | - |
dc.subject | DESIGN | - |
dc.title | A 4 x 5-Gb/s 1.12-mu s Locking Time Reference-Less Receiver With Asynchronous Sampling-Based Frequency Acquisition and Clock Shared Subchannels | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, Chulwoo | - |
dc.identifier.doi | 10.1109/TVLSI.2016.2520584 | - |
dc.identifier.scopusid | 2-s2.0-84958673747 | - |
dc.identifier.wosid | 000384916500016 | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, v.24, no.8, pp.2768 - 2777 | - |
dc.relation.isPartOf | IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | - |
dc.citation.title | IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | - |
dc.citation.volume | 24 | - |
dc.citation.number | 8 | - |
dc.citation.startPage | 2768 | - |
dc.citation.endPage | 2777 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | TRANSCEIVER | - |
dc.subject.keywordPlus | DESIGN | - |
dc.subject.keywordAuthor | Clock and data recovery (CDR) | - |
dc.subject.keywordAuthor | deskew algorithm | - |
dc.subject.keywordAuthor | frequency detection | - |
dc.subject.keywordAuthor | multichannel interface | - |
dc.subject.keywordAuthor | referenceless receiver | - |
dc.subject.keywordAuthor | VCO calibration | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.