Unbalanced Layout Method for the 4H-SiC JBS Diode Offering Improved Tradeoff between Leakage Current and ON-Resistance
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Geum, Jongmin | - |
dc.contributor.author | Kyoung, Sinsu | - |
dc.contributor.author | Sung, Man Young | - |
dc.date.accessioned | 2021-09-03T21:36:45Z | - |
dc.date.available | 2021-09-03T21:36:45Z | - |
dc.date.created | 2021-06-18 | - |
dc.date.issued | 2016-08 | - |
dc.identifier.issn | 0741-3106 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/87997 | - |
dc.description.abstract | Two critical issues in the electrical characteristics of the 4H-SiC junction barrier Schottky (JBS) diode are the OFF-state leakage current and the ON-resistance, which are in a tradeoff relationship. To overcome the limitations resulting from these electrical characteristics, an unbalanced layout method is proposed in this letter. It can be verified that the difference in the mobility at the sides and at the center of the chip is because of the temperature distribution in JBS discrete devices. Hence, a JBS discrete device chip using the unbalanced layout method is fabricated, which has a higher ratio of Schottky barrier diode, which is ratio of the junction area: Schottky area in one cell, at the sides of the chip than at the center. The OFF-state leakage current of the unbalanced layout design is 100 times smaller than that of the reference model, for the same ON-state current. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.title | Unbalanced Layout Method for the 4H-SiC JBS Diode Offering Improved Tradeoff between Leakage Current and ON-Resistance | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Sung, Man Young | - |
dc.identifier.doi | 10.1109/LED.2016.2584659 | - |
dc.identifier.scopusid | 2-s2.0-84980384645 | - |
dc.identifier.wosid | 000380330000025 | - |
dc.identifier.bibliographicCitation | IEEE ELECTRON DEVICE LETTERS, v.37, no.8, pp.1045 - 1047 | - |
dc.relation.isPartOf | IEEE ELECTRON DEVICE LETTERS | - |
dc.citation.title | IEEE ELECTRON DEVICE LETTERS | - |
dc.citation.volume | 37 | - |
dc.citation.number | 8 | - |
dc.citation.startPage | 1045 | - |
dc.citation.endPage | 1047 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordAuthor | JBS diode | - |
dc.subject.keywordAuthor | off-state leakage current | - |
dc.subject.keywordAuthor | on-resistance | - |
dc.subject.keywordAuthor | unbalanced layout method | - |
dc.subject.keywordAuthor | RSBD | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.