An Energy-Efficient Last-Level Cache Architecture for Process Variation-Tolerant 3D Microprocessors
- Authors
- Kong, Joonho; Koushanfar, Farinaz; Chung, Sung Woo
- Issue Date
- 9월-2015
- Publisher
- IEEE COMPUTER SOC
- Keywords
- 3D microprocessor; last-level cache; leakage energy optimization; narrow-width value; process variation; yield
- Citation
- IEEE TRANSACTIONS ON COMPUTERS, v.64, no.9, pp.2460 - 2475
- Indexed
- SCIE
SCOPUS
- Journal Title
- IEEE TRANSACTIONS ON COMPUTERS
- Volume
- 64
- Number
- 9
- Start Page
- 2460
- End Page
- 2475
- URI
- https://scholar.korea.ac.kr/handle/2021.sw.korea/92570
- DOI
- 10.1109/TC.2014.2378291
- ISSN
- 0018-9340
- Abstract
- As process technologies evolves, tackling process variation problems is becoming more challenging in 3D (i.e., die- stacked) microprocessors. Process variation adversely affects performance, power, and reliability of the 3D microprocessors, which in turn results in yield losses. In particular, last-level caches (LLCs: L2 or L3 caches) are known as the most vulnerable component to process variation in 3D microprocessors. In this paper, we propose a novel cache architecture that exploits narrow-width values for yield improvement of LLCs (in this paper, L2 caches) in 3D microprocessors. Our proposed architecture disables faulty cache subparts and turns on only the portions that store meaningful data in the cache arrays, which results in high energy- efficiency as well as high cache yield. In an energy-/performance-efficient manner, our proposed architecture significantly recovers not only SRAM cell failure-induced yield losses but also leakage-induced yield losses.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - Graduate School > Department of Computer Science and Engineering > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.