A 3 Gb/s transmitter with a tapless pre-emphasis CML output driver
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Hwang, Sewook | - |
dc.contributor.author | Song, Junyoung | - |
dc.contributor.author | Bae, Sang-Geun | - |
dc.contributor.author | Kim, Chulwoo | - |
dc.date.accessioned | 2021-09-05T03:26:20Z | - |
dc.date.available | 2021-09-05T03:26:20Z | - |
dc.date.created | 2021-06-15 | - |
dc.date.issued | 2014-11 | - |
dc.identifier.issn | 0925-1030 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/96906 | - |
dc.description.abstract | A 3 Gb/s wireline transmitter (Tx) with a tapless pre-emphasis current-mode logic output driver is presented in this paper. The proposed output driver can support 2.5, 6 and 10 dB pre-emphasis without any additional current tap. It can reduce the current consumption of the output driver by 30 %. The 1.5 GHz phase-locked loop (PLL), multi-phase generator, and 26-to-1 serializer are utilized to serialize 26-bit parallel data to 1-bit 3 Gb/s serial data stream. The rms and peak-to-peak jitters of PLL are 2.97 and 22.5 ps, respectively. The eye opening of the proposed output driver at 3 Gb/s is 0.8UI with a 10 dB loss channel. The current consumption of the output driver is only 5.14 mA, and the Tx is 9 mA. The area of the Tx is 0.72 mm(2) using the 0.11 mu m CMOS process. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | SPRINGER | - |
dc.title | A 3 Gb/s transmitter with a tapless pre-emphasis CML output driver | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, Chulwoo | - |
dc.identifier.doi | 10.1007/s10470-014-0401-2 | - |
dc.identifier.wosid | 000344168000012 | - |
dc.identifier.bibliographicCitation | ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, v.81, no.2, pp.461 - 469 | - |
dc.relation.isPartOf | ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | - |
dc.citation.title | ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | - |
dc.citation.volume | 81 | - |
dc.citation.number | 2 | - |
dc.citation.startPage | 461 | - |
dc.citation.endPage | 469 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordAuthor | Transmitter | - |
dc.subject.keywordAuthor | Pre-emphasis | - |
dc.subject.keywordAuthor | Wireline | - |
dc.subject.keywordAuthor | Output driver | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.