Simultaneous process self-calibration method using TDC for 3D DDR4 DRAM
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Oh, Reum | - |
dc.contributor.author | Jang, J. | - |
dc.contributor.author | Kim, J. | - |
dc.contributor.author | Sung, Man Young | - |
dc.date.accessioned | 2021-09-05T03:54:15Z | - |
dc.date.available | 2021-09-05T03:54:15Z | - |
dc.date.created | 2021-06-15 | - |
dc.date.issued | 2014-10-23 | - |
dc.identifier.issn | 0013-5194 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/97056 | - |
dc.description.abstract | Three-dimensional (3D) dynamic random-access memory (DRAM) with TSVs has been proposed due to continuous demands for low-power and high-density memory without IO loading limitation. However, the process difference among the stacked dies causes the timing mismatch of internal signals. To remove signal confliction and reduce signal skews among the stacked dies, the simultaneous process self-calibration scheme is proposed. The stacked dies using the proposed scheme detect the slowest signal among the stacked dies and internal signals are aligned with the slowest signal at the same time. The time for aligned operation is within one read loop and the scheme is turned off after calibration to reduce additional standby current. The 3D double-data rate 4 (DDR4) DRAM using the proposed scheme is operated over 2133 Mbit/s at 1.2 V. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | INST ENGINEERING TECHNOLOGY-IET | - |
dc.subject | SILICON | - |
dc.title | Simultaneous process self-calibration method using TDC for 3D DDR4 DRAM | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Sung, Man Young | - |
dc.identifier.doi | 10.1049/el.2014.1595 | - |
dc.identifier.scopusid | 2-s2.0-84908142496 | - |
dc.identifier.wosid | 000344319700012 | - |
dc.identifier.bibliographicCitation | ELECTRONICS LETTERS, v.50, no.22, pp.1579 - 1580 | - |
dc.relation.isPartOf | ELECTRONICS LETTERS | - |
dc.citation.title | ELECTRONICS LETTERS | - |
dc.citation.volume | 50 | - |
dc.citation.number | 22 | - |
dc.citation.startPage | 1579 | - |
dc.citation.endPage | 1580 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | SILICON | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.