상세 보기
Impact of Bottom-Gate Biasing on Implant-Free Junctionless Ge-on- Insulator n-MOSFETs
- Lim, Hyeong-Rak;
- Kim, Seong Kwang;
- Han, Jae-Hoon;
- Kim, Hansung;
- Geum, Dae-Myeong;
- ... Ju, Byeong-Kwon;
- 외 3명
WEB OF SCIENCE
10SCOPUS
13초록
In this letter, we have fabricated Ge-on-insulator (Ge-OI) junctionless (JL) n-MOSFETs via wafer bonding and epitaxial lift-off (ELO) techniques. We have evaluated the electrical characteristics of Ge-OI JL n-MOSFETs with different thickness of Ge channel carefully thinned by the digital etching. Furthermore, the impact of bottom-gate biasing on the Ge-OI JL n-MOSFET devices with different Ge channel thicknesses has been demonstrated. High effective electron mobility (mu(eff)) of 160 cm(2)/V.s was obtained from a Ge-OI JL n-MOSFET with an 18 nm-thick Ge channel and subthreshold slope (S.S.) of 230 mV/dec was extracted on an even thinner 10-nm-thick Ge-OI JL n-MOSFET. Also, due to the stronger coupling between the channel and bottom-gate, we demonstrated higher Vth tunability and improvement of mu(eff) by bottom-gate biasing.
키워드
- 제목
- Impact of Bottom-Gate Biasing on Implant-Free Junctionless Ge-on- Insulator n-MOSFETs
- 저자
- Lim, Hyeong-Rak; Kim, Seong Kwang; Han, Jae-Hoon; Kim, Hansung; Geum, Dae-Myeong; Lee, Yun-Joong; Ju, Byeong-Kwon; Kim, Hyung-Jun; Kim, Sanghyeon
- 발행일
- 2019-09
- 유형
- Article
- 권
- 40
- 호
- 9
- 페이지
- 1362 ~ 1365