Impact of Bottom-Gate Biasing on Implant-Free Junctionless Ge-on- Insulator n-MOSFETs

  • Lim, Hyeong-Rak
  • Kim, Seong Kwang
  • Han, Jae-Hoon
  • Kim, Hansung
  • Geum, Dae-Myeong
  • ... Ju, Byeong-Kwon
  • 외 3명
Citations

WEB OF SCIENCE

10
Citations

SCOPUS

13

초록

In this letter, we have fabricated Ge-on-insulator (Ge-OI) junctionless (JL) n-MOSFETs via wafer bonding and epitaxial lift-off (ELO) techniques. We have evaluated the electrical characteristics of Ge-OI JL n-MOSFETs with different thickness of Ge channel carefully thinned by the digital etching. Furthermore, the impact of bottom-gate biasing on the Ge-OI JL n-MOSFET devices with different Ge channel thicknesses has been demonstrated. High effective electron mobility (mu(eff)) of 160 cm(2)/V.s was obtained from a Ge-OI JL n-MOSFET with an 18 nm-thick Ge channel and subthreshold slope (S.S.) of 230 mV/dec was extracted on an even thinner 10-nm-thick Ge-OI JL n-MOSFET. Also, due to the stronger coupling between the channel and bottom-gate, we demonstrated higher Vth tunability and improvement of mu(eff) by bottom-gate biasing.

키워드

Ge MOSFETsGe-OIGe-on-Insulatorjunctionless MOSFETswafer bondingepitaxial lift-offMOBILITY
제목
Impact of Bottom-Gate Biasing on Implant-Free Junctionless Ge-on- Insulator n-MOSFETs
저자
Lim, Hyeong-RakKim, Seong KwangHan, Jae-HoonKim, HansungGeum, Dae-MyeongLee, Yun-JoongJu, Byeong-KwonKim, Hyung-JunKim, Sanghyeon
DOI
10.1109/LED.2019.2931410
발행일
2019-09
유형
Article
저널명
IEEE Electron Device Letters
40
9
페이지
1362 ~ 1365