Effects of channel width variation on electrical characteristics of tri-gate Junction less transistors

  • Jeon, Dae-Young; 
  • Park, So Jeong; 
  • Mouis, Mireille; 
  • Barraud, Sylvain; 
  • Kim, Gyu-Tae; 
  • 외 1명
Citations

WEB OF SCIENCE

29
Citations

SCOPUS

32

초록

The electrical behavior of tri-gate Junctionless transistors (JLTs) depending on top-effective width (W-top_eff) was investigated, experimentally. As decreasing W-top_eff, the amount of bulk neutral channel is relatively getting smaller than that of surface accumulation channel, whereas the channel sidewall gate effect is reinforced. These cause the shrinkage of the shoulder shape on the gate-to-channel capacitance characteristics (C-gc-V-g), resulting in a noticeable change in the effective mobility (mu(eff)) behavior from that in wide JLT devices, an increase of the threshold voltage (V-th), while the flat-band voltage (V-fb) does not change. 2D numerical simulation results, well consistent to the experimental results, confirm the significant sidewall gate effect in the tri-gate JLT devices with a narrow structure. (C) 2013 Elsevier Ltd. All rights reserved.

키워드

Junctionless transistors (JLTs); Sidewall gate effect; Effective width; Threshold voltage (V-th); Flat-band voltage (V-fb); Effective mobility (mu(eff)); 2D numerical simulation; NANOWIRE TRANSISTORS
제목
Effects of channel width variation on electrical characteristics of tri-gate Junction less transistors
저자
Jeon, Dae-Young; Park, So Jeong; Mouis, Mireille; Barraud, Sylvain; Kim, Gyu-Tae; Ghibaudo, Gerard
DOI
10.1016/j.sse.2013.01.002
발행일
2013-03
유형
Article
저널명
Solid-State Electronics
권
81
페이지
58 ~ 62