A 140 Mb/s to 1.96 Gb/s Referenceless Transceiver With 7.2 mu s Frequency Acquisition Time

Citations

WEB OF SCIENCE

6
Citations

SCOPUS

7

초록

This paper presents a design of a wide-range transceiver without an external reference clock. The self-biased and multi-band PLL with self-initialization technique is used for the wide-operating range of 140 Mb/s to 1.96 Gb/s and fast frequency acquisition time of 7.2 mu s. A linear phase detector which has no dead-zone problem is proposed for a phase adjustment with a low-jitter performance. The rms jitter of the recovered clock is 11.4 ps at 70 MHz operation. The overall transceiver consumes 388 mW at 2.5 V supply and occupies 3.41 mm(2) in a 0.25-mu m 1P5M CMOS technology.

키워드

Clock and data recovery (CDR)embedded clocklinear PDlow-jitterlow voltage differential signaling (LVDS)transceiverwide-range
제목
A 140 Mb/s to 1.96 Gb/s Referenceless Transceiver With 7.2 mu s Frequency Acquisition Time
저자
Jung, InhwaShin, DaejungKim, TaejinKim, Chulwoo
DOI
10.1109/TVLSI.2010.2047953
발행일
2011-07
유형
Article
저널명
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
19
7
페이지
1310 ~ 1315