상세 보기
Back biasing effects in tri-gate junctionless transistors
- Park, So Jeong;
- Jeon, Dae-Young;
- Montes, Laurent;
- Barraud, Sylvain;
- Kim, Gyu-Tae;
- 외 1명
Citations
WEB OF SCIENCE
28Citations
SCOPUS
31초록
The back bias effect on tri-gate junctionless transistors (JLTs) has been investigated using experimental results and 2-D numerical simulations, compared to inversion-mode (IM) transistors. Results show that JLT devices are more sensitive to back biasing due to the bulk conduction. It is also shown that the effective mobility of JLT is significantly enhanced below flat band voltage by back bias. However, in extremely narrow JLTs, the back bias effect is suppressed by reduced portion of bulk conduction and strong sidewall gate controls. 2-D numerical charge simulation well supports experimental results by reconstructing the trend of back bias effects. (c) 2013 Elsevier Ltd. All rights reserved.
키워드
SOI (silicon on insulator); Junctionless transistor; Back bias effect; Channel width variation; 2-D numerical simulation; ELECTRICAL CHARACTERISTICS; NANOWIRE MOSFET; MOBILITY
- 제목
- Back biasing effects in tri-gate junctionless transistors
- 저자
- Park, So Jeong; Jeon, Dae-Young; Montes, Laurent; Barraud, Sylvain; Kim, Gyu-Tae; Ghibaudo, Gerard
- 발행일
- 2013-09
- 유형
- Article
- 권
- 87
- 페이지
- 74 ~ 79
- 언어
- ENG
- 출판사
- PERGAMON-ELSEVIER SCIENCE LTD
- 발행국가
- 영국
- 분량
- 6 페이지
- ISSN
- E 1879-2405
P 0038-1101