A Hierarchical Spatial-Test Attention Network for Explainable Multiple Wafer Bin Maps Classification

Citations

WEB OF SCIENCE

2
Citations

SCOPUS

3

초록

In the semiconductor manufacturing processes, a wafer bin map (WBM) represents electrical test results. In WBMs, defective dies often form specific local patterns; such patterns are usually caused by failure from specific processes or equipment. Thus, identifying the local patterns is crucial for finding the processes or equipment responsible for the fault. Various statistical and machine learning methods have been developed for WBM classification; however, most of the existing studies considered single WBMs. This study proposes an explainable neural network for multiple WBMs classification, named a hierarchical spatial-test attention network. Our method has a hierarchical structure that reflects the characteristics of multiple WBMs. The method has two levels of attention mechanisms to the spatial and test levels, allowing the model to attend to more and less important parts when classifying WBMs. Furthermore, we propose a spatial attention probability conveyance mechanism and test-level attention entropy penalty to improve the classification performance and interpretability of the proposed method. We applied our method on a real-world multiple WBMs dataset to demonstrate the usefulness and applicability of our method. The results confirmed that the proposed method could accurately classify defect patterns while correctly identifying defect patterns' test and location.

키워드

Semiconductor device modelingMachine learningFeature extractionConvolutional neural networksTask analysisContext modelingManufacturingMultiple wafer bin maps classificationsemiconductor manufacturingdeep learningexplainable neural networkattention mechanismDEFECT PATTERNSAUTOMATIC IDENTIFICATIONREGRESSION NETWORK
제목
A Hierarchical Spatial-Test Attention Network for Explainable Multiple Wafer Bin Maps Classification
저자
Do, HyungrokLee, ChanghyunKim, Seoung Bum
DOI
10.1109/TSM.2021.3121006
발행일
2022-02
유형
Article
저널명
IEEE Transactions on Semiconductor Manufacturing
35
1
페이지
78 ~ 86