A 0.4-mW, 4.7-ps Resolution Single-Loop Delta Sigma TDC Using a Half-Delay Time Integrator

초록

A compact, low-power, single-loop third-order delta-sigma (Delta Sigma) time-to-digital converter (TDC) for time-mode signal processing is presented in this brief. In general, a high-resolution Delta Sigma TDC requires a cascadable time integrator to increase the order of the loop filter. However, implementing the time integrator has been very challenging owing to the difficulty in storing time information. In this brief, we present a low-power half-delay time integrator, which is simply composed of two AND gates, a charge pump, and a comparator. The proposed time integrator can be easily cascaded (serially connected) to implement a loop filter with high-order noise shaping. The prototype TDC fabricated in 0.11-mu m CMOS process occupies an active area of 0.11 mm(2), consuming 0.4 mW from a 1.2 V supply. It achieves the dynamic range of 81 dB over a signal bandwidth of 50 kHz, and the resolution of 4.7 ps over a measurable range of 39.06 ns, which is half the clock period.

키워드