상세 보기
D-Band Heterodyne Integrated Imager in a 65-nm CMOS Technology
- Yoon, Daekeun;
- Kim, Namhyung;
- Song, Kiryong;
- Kim, Jungsoo;
- Oh, Seung Jae;
- ... Rieh, Jae-Sung
Citations
WEB OF SCIENCE
16Citations
SCOPUS
16초록
A D-band heterodyne integrated imager, consisting of a mixer, an oscillator, an IF amplifier, and an IF detector, has been developed in a 65-nm CMOS technology. A measured responsivity of 720 kV/W and noise equivalent power (NEP) of 0.9 pW/Hz(1/2) were obtained at 125 GHz. A total dc power of 74 mW was dissipated. The chip size is 1200 x 800 mu m(2) including contact pads and an input balun. A D-band image was acquired with the imager serving as a detector. A significant resolution enhancement was demonstrated with a near-field imaging achieved by a metal plate with a pinhole in the imaging setup.
키워드
CMOS; CMOS integrated circuit; imaging; receivers; ARRAY
- 제목
- D-Band Heterodyne Integrated Imager in a 65-nm CMOS Technology
- 저자
- Yoon, Daekeun; Kim, Namhyung; Song, Kiryong; Kim, Jungsoo; Oh, Seung Jae; Rieh, Jae-Sung
- 발행일
- 2015-03
- 유형
- Article
- 권
- 25
- 호
- 3
- 페이지
- 196 ~ 198
- 언어
- ENG
- 출판사
- IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
- 발행국가
- 미국
- 분량
- 3 페이지
- ISSN
- E 1558-1764
P 1531-1309