Low-temperature electrical characterization of junctionless transistors

Abstract

The electrical performance of junctionless transistors (JLTs) with planar structures was investigated under low-temperature and compared to that of the traditional inversion-mode (IM) transistors. The low-field mobility (mu(o)) of JLT devices was found to be limited by phonon and neutral defects scattering mechanisms for long gate lengths, whereas scattering by charged and neutral defects mostly dominated for short gate lengths, likely due to the defects induced by the source/drain (S/D) implantation added in the process. Moreover, the temperature dependence of flat-band voltage (V-fb), threshold voltage (V-th) and subthreshold swing (S) of JLT devices was also discussed. (C) 2012 Elsevier Ltd. All rights reserved.