Graphene arch gate SiO2 shell silicon nanowire core field effect transistors
- Authors
- Jin, J. E.; Lee, J. H.; Hwang, D. H.; Kim, D. W.; Kim, M. J.; Son, K. S.; Whang, D.; Hwang, S. W.
- Issue Date
- 21-11월-2011
- Publisher
- AMER INST PHYSICS
- Citation
- APPLIED PHYSICS LETTERS, v.99, no.21
- Indexed
- SCIE
SCOPUS
- Journal Title
- APPLIED PHYSICS LETTERS
- Volume
- 99
- Number
- 21
- URI
- https://scholar.korea.ac.kr/handle/2021.sw.korea/111132
- DOI
- 10.1063/1.3663629
- ISSN
- 0003-6951
- Abstract
- We report the realization of graphene arch gate silicon nanowire field effect transistors with SiO2 shell serving as a gate insulator. The arch coverage of the SiO2 shell was achieved by the flexible graphene layers complying the top of the shell. The wrapping angle was defined by the relative strength of the van der Waals forces on the shell and the substrate. The leakage current of the graphene gate was only 55 fA, while the maximum on-off ratio of 16.7 was obtained. The effective mobility and quantum capacitance of the graphene layers were also obtained from the electronic transport data. (C) 2011 American Institute of Physics. [doi:10.1063/1.3663629]
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - College of Engineering > School of Electrical Engineering > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.