GCC2Verilog Compiler Toolset for Complete Translation of C Programming Language into Verilog HDL
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Giang Nguyen Thi Huong | - |
dc.contributor.author | Kim, Sean Wook | - |
dc.date.accessioned | 2021-09-07T07:52:07Z | - |
dc.date.available | 2021-09-07T07:52:07Z | - |
dc.date.created | 2021-06-18 | - |
dc.date.issued | 2011-10 | - |
dc.identifier.issn | 1225-6463 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/111479 | - |
dc.description.abstract | Reconfigurable computing using a field-programmable gate-array (FPGA) device has become a promising solution in system design because of its power efficiency and design flexibility. To bring the benefit of FPGA to many application programmers, there has been intensive research about automatic translation from high-level programming languages (HLL) such as C and C++ into hardware. However, the large gap of syntaxes and semantics between hardware and software programming makes the translation challenging. In this paper, we introduce a new approach for the translation by using the widely used GCC compiler. By simply adding a hardware description language (HDL) backend to the existing state-of-the-art compiler, we could minimize an effort to implement the translator while supporting full features of HLL in the HLL-to-HDL translation and providing high performance. Our translator, called GCC2Verilog, was implemented as the GCC's cross compiler targeting at FPGAs instead of microprocessor architectures. Our experiment shows that we could achieve a speedup of up to 34 times and 17 times on average with 4-port memory over PICO microprocessor execution in selected EEMBC benchmarks. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | WILEY | - |
dc.title | GCC2Verilog Compiler Toolset for Complete Translation of C Programming Language into Verilog HDL | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, Sean Wook | - |
dc.identifier.doi | 10.4218/etrij.11.0110.0654 | - |
dc.identifier.scopusid | 2-s2.0-80053929640 | - |
dc.identifier.wosid | 000295815700009 | - |
dc.identifier.bibliographicCitation | ETRI JOURNAL, v.33, no.5, pp.731 - 740 | - |
dc.relation.isPartOf | ETRI JOURNAL | - |
dc.citation.title | ETRI JOURNAL | - |
dc.citation.volume | 33 | - |
dc.citation.number | 5 | - |
dc.citation.startPage | 731 | - |
dc.citation.endPage | 740 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.identifier.kciid | ART001593735 | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.description.journalRegisteredClass | kci | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalResearchArea | Telecommunications | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.relation.journalWebOfScienceCategory | Telecommunications | - |
dc.subject.keywordAuthor | HLL-to-HDL translator | - |
dc.subject.keywordAuthor | GCC2Verilog | - |
dc.subject.keywordAuthor | FPGA | - |
dc.subject.keywordAuthor | compiler | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.