Applying frame layout to hardware design in FPGA for seamless support of cross calls in CPU-FPGA coupling architecture
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Giang Nguyen Thi Huong | - |
dc.contributor.author | Na, Yeoul | - |
dc.contributor.author | Kim, Seon Wook | - |
dc.date.accessioned | 2021-09-07T11:19:28Z | - |
dc.date.available | 2021-09-07T11:19:28Z | - |
dc.date.created | 2021-06-14 | - |
dc.date.issued | 2011-07 | - |
dc.identifier.issn | 0141-9331 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/112190 | - |
dc.description.abstract | A cross call between a host processor and FPGA is one of the main challenges for supporting automatic translation of high-level languages into hardware description languages (HDL). In this paper, we present a novel communication framework between the processor and FPGA, which supports unlimited cross calls and hardware recursive calls by following the software's frame layout in HDL code generation and sharing a stack space between software and hardware codes. Also, we introduce two implementation methods for our cross call, a direct and an indirect interfaces by an instruction-level and an interrupt communication, respectively. Our experiment shows that the proposed approach achieves our goal with small additional complexity in implementation and insignificant overhead in execution time. (C) 2011 Elsevier B.V. All rights reserved. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | ELSEVIER | - |
dc.title | Applying frame layout to hardware design in FPGA for seamless support of cross calls in CPU-FPGA coupling architecture | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, Seon Wook | - |
dc.identifier.doi | 10.1016/j.micpro.2011.03.005 | - |
dc.identifier.scopusid | 2-s2.0-79956193755 | - |
dc.identifier.wosid | 000292490400002 | - |
dc.identifier.bibliographicCitation | MICROPROCESSORS AND MICROSYSTEMS, v.35, no.5, pp.462 - 472 | - |
dc.relation.isPartOf | MICROPROCESSORS AND MICROSYSTEMS | - |
dc.citation.title | MICROPROCESSORS AND MICROSYSTEMS | - |
dc.citation.volume | 35 | - |
dc.citation.number | 5 | - |
dc.citation.startPage | 462 | - |
dc.citation.endPage | 472 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Theory & Methods | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordAuthor | CPU-FPGA communication interface | - |
dc.subject.keywordAuthor | CPU-FPGA cross call | - |
dc.subject.keywordAuthor | HLL-to-HDL translator | - |
dc.subject.keywordAuthor | Hardware-software co-design | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.