Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

Parallel Processing of the Fuzzy Fingerprint Vault based on Geometric Hashing

Authors
Chae, Seung-HoonLim, Sung JinBae, Sang-HyunChung, YongwhaPan, Sung Bum
Issue Date
23-Dec-2010
Publisher
KSII-KOR SOC INTERNET INFORMATION
Keywords
Biometrics; fingerprint authentication; fuzzy fingerprint vault; geometric hashing; parallel processing
Citation
KSII TRANSACTIONS ON INTERNET AND INFORMATION SYSTEMS, v.4, no.6, pp.1294 - 1310
Indexed
SCIE
SCOPUS
KCI
OTHER
Journal Title
KSII TRANSACTIONS ON INTERNET AND INFORMATION SYSTEMS
Volume
4
Number
6
Start Page
1294
End Page
1310
URI
https://scholar.korea.ac.kr/handle/2021.sw.korea/115101
DOI
10.3837/tiis.2010.12.018
ISSN
1976-7277
Abstract
User authentication using fingerprint information provides convenience as well as strong security. However, serious problems may occur if fingerprint information stored for user authentication is used illegally by a different person since it cannot be changed freely as a password due to a limited number of fingers. Recently, research in fuzzy fingerprint vault system has been carried out actively to safely protect fingerprint information in a fingerprint authentication system. In addition, research to solve the fingerprint alignment problem by applying a geometric hashing technique has also been carried out. In this paper, we propose the hardware architecture for a geometric hashing based fuzzy fingerprint vault system that consists of the software module and hardware module. The hardware module performs the matching for the transformed minutiae in the enrollment hash table and verification hash table. On the other hand, the software module is responsible for hardware feature extraction. We also propose the hardware architecture which parallel processing technique is applied for high speed processing. Based on the experimental results, we confirmed that execution time for the proposed hardware architecture was 0.24 second when number of real minutiae was 36 and number of chaff minutiae was 200, whereas that of the software solution was 1.13 second. For the same condition, execution time of the hardware architecture which parallel processing technique was applied was 0.01 second. Note that the proposed hardware architecture can achieve a speed-up of close to 100 times compared to a software based solution.
Files in This Item
There are no files associated with this item.
Appears in
Collections
Graduate School > Department of Computer and Information Science > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher Chung, Yong wha photo

Chung, Yong wha
Department of Computer and Information Science
Read more

Altmetrics

Total Views & Downloads

BROWSE