ACCELERATING JAVA INTERPRETATION IN LOW-COST EMBEDDED PROCESSORS
- Authors
- Kim, Taek-Kyu; Lee, Jong-Sung; Oh, Hyeong-Cheol
- Issue Date
- 10월-2010
- Publisher
- WORLD SCIENTIFIC PUBL CO PTE LTD
- Keywords
- Java virtual machine (JVM); interpreters; embedded systems; object manipulation; method invocation
- Citation
- JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, v.19, no.6, pp.1235 - 1244
- Indexed
- SCIE
SCOPUS
- Journal Title
- JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS
- Volume
- 19
- Number
- 6
- Start Page
- 1235
- End Page
- 1244
- URI
- https://scholar.korea.ac.kr/handle/2021.sw.korea/115607
- DOI
- 10.1142/S0218126610006840
- ISSN
- 0218-1266
- Abstract
- Hardware interpretation is an attractive choice for implementing the Java virtual machine (JVM) in low-end embedded systems. However, the hardware interpretation of complex bytecodes is so expensive that most low-end embedded systems rely on slow software interpreters in processing complex bytecodes. This paper proposes a low-cost hardware approach for accelerating the interpretation of eight complex bytecodes: four object manipulation and four method invocation bytecodes. The proposed approach occupies 204 LUTs in a Xilinx FPGA and reduces by up to 61.5% the number of instructions executed in running the benchmarks considered in this paper.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - College of Science and Technology > Department of Electronics and Information Engineering > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.