Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

A 7 ps Jitter 0.053 mm(2) Fast Lock All-Digital DLL With a Wide Range and High Resolution DCC

Authors
Shin, DongsukSong, JanghoonChae, HyunsooKim, Chulwoo
Issue Date
9월-2009
Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
Keywords
Delay-locked loop (DLL); duty cycle corrector (DCC); time-to-digital converter (TDC); fine code generator; range doubler
Citation
IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.44, no.9, pp.2437 - 2451
Indexed
SCIE
SCOPUS
Journal Title
IEEE JOURNAL OF SOLID-STATE CIRCUITS
Volume
44
Number
9
Start Page
2437
End Page
2451
URI
https://scholar.korea.ac.kr/handle/2021.sw.korea/119338
DOI
10.1109/JSSC.2009.2021447
ISSN
0018-9200
Abstract
This paper presents a fast lock all-digital delay-locked loop (ADDLL) with a wide range and high resolution all-digital duty cycle corrector (ADDCC), which achieves low jitter, fast lock time, and accurate 50% duty cycle correction with a clock-synchronized delay (CSD) and time-to-digital converter (TDC) schemes. The ADDLL uses a self-calibration scheme to reduce the phase error and jitter, and a range doubler to double its operating frequency range with a negligible increase in power and area. The ADDCC employs a weighted signal generator to improve a resolution problem at high operating frequencies and a cycle detector to insure a wide operation range. The proposed ADDLL with the ADDCC was fabricated using a 0.18 mu m CMOS technology that operates over a wide frequency range from 440 MHz to 1.5 GHz with 15 cycles of maximum lock time. The peak-to-peak jitter is 7 ps at 1.5 GHz with a power consumption of 43 mW and the area is 0.053 mm(2).
Files in This Item
There are no files associated with this item.
Appears in
Collections
College of Engineering > School of Electrical Engineering > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Altmetrics

Total Views & Downloads

BROWSE