Energy-efficient three-terminal SiOx memristor crossbar array enabled by vertical Si/graphene heterojunction barristor
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Choi, S. | - |
dc.contributor.author | Choi, J.-W. | - |
dc.contributor.author | Kim, J.C. | - |
dc.contributor.author | Jeong, H.Y. | - |
dc.contributor.author | Shin, J. | - |
dc.contributor.author | Jang, S. | - |
dc.contributor.author | Ham, S. | - |
dc.contributor.author | Kim, N.D. | - |
dc.contributor.author | Wang, G. | - |
dc.date.accessioned | 2021-12-02T07:42:05Z | - |
dc.date.available | 2021-12-02T07:42:05Z | - |
dc.date.created | 2021-08-31 | - |
dc.date.issued | 2021-06 | - |
dc.identifier.issn | 2211-2855 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/128831 | - |
dc.description.abstract | A three-terminal memristor is an electronic memory architecture that is particularly suitable for next-generation devices owing to its customizable intrinsic switching characteristics. However, its slow switching speed and lack of high-density array structure has hindered its applicability thus far. In this study, we have designed and fabricated a novel architecture by vertically integrating a silicon oxide (SiOx) memristor and a graphene barristor, which can be readily extended to a 16 × 16 crossbar array. Notably, the unipolar resistive switching of the SiOx memristor can be actively modulated by controlling a silicon (Si) phase filament via the barristor's electrostatic gating. Such gate-tunable SiOx memristor in the array was observed to exhibit excellent electrical performance, e.g., increased switching speed (up to ~35 ns), increased switching probability, enhanced uniformity, and decreased operating voltage. The energy consumption is also significantly improved 4 nJ to 2 pJ via the gating, which exhibits lower than other three-terminal memristors. Moreover, it was able to sustain a high ON–OFF ratio (>106), multi-bit capability (~9 states), and stable endurance and retention properties regardless of gating. As an additional potential application, nonvolatile universal logic gates, including NOT, NOR, and NAND gates, were successfully implemented in this study based on simple circuits containing gate-tunable SiOx memristors. We believe that the proposed gate-tunable SiOx memristor represents a distinctive and novel development toward a fast, low energy, and extendable three-terminal memristor platform for electronic devices, thus undertaking a major step in unleashing the potential of memristors to support the growing demands of cutting-edge technologies. © 2021 Elsevier Ltd | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | Elsevier Ltd | - |
dc.title | Energy-efficient three-terminal SiOx memristor crossbar array enabled by vertical Si/graphene heterojunction barristor | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Wang, G. | - |
dc.identifier.doi | 10.1016/j.nanoen.2021.105947 | - |
dc.identifier.scopusid | 2-s2.0-85101980314 | - |
dc.identifier.wosid | 000649695700004 | - |
dc.identifier.bibliographicCitation | Nano Energy, v.84 | - |
dc.relation.isPartOf | Nano Energy | - |
dc.citation.title | Nano Energy | - |
dc.citation.volume | 84 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Chemistry | - |
dc.relation.journalResearchArea | Science & Technology - Other Topics | - |
dc.relation.journalResearchArea | Materials Science | - |
dc.relation.journalResearchArea | Physics | - |
dc.relation.journalWebOfScienceCategory | Chemistry, Physical | - |
dc.relation.journalWebOfScienceCategory | Nanoscience & Nanotechnology | - |
dc.relation.journalWebOfScienceCategory | Materials Science, Multidisciplinary | - |
dc.relation.journalWebOfScienceCategory | Physics, Applied | - |
dc.subject.keywordPlus | RESISTIVE SWITCHES | - |
dc.subject.keywordPlus | GRAPHENE BARRISTOR | - |
dc.subject.keywordPlus | SILICON | - |
dc.subject.keywordPlus | DEVICES | - |
dc.subject.keywordAuthor | Crossbar array | - |
dc.subject.keywordAuthor | Electrostatic gating | - |
dc.subject.keywordAuthor | Energy-efficient | - |
dc.subject.keywordAuthor | Gate-tunable memristor | - |
dc.subject.keywordAuthor | Graphene barristor | - |
dc.subject.keywordAuthor | Nonvolatile universal logic gates | - |
dc.subject.keywordAuthor | Silicon oxide (SiOx) | - |
dc.subject.keywordAuthor | Three-terminal memristor | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.