Electrothermal Characterization and Optimization of Monolithic 3D Complementary FET (CFET)
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Jang, Dongwon | - |
dc.contributor.author | Jung, Seung-Geun | - |
dc.contributor.author | Min, Seong-Ji | - |
dc.contributor.author | Yu, Hyun-Yong | - |
dc.date.accessioned | 2022-03-11T19:41:15Z | - |
dc.date.available | 2022-03-11T19:41:15Z | - |
dc.date.created | 2022-01-20 | - |
dc.date.issued | 2021 | - |
dc.identifier.issn | 2169-3536 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/138624 | - |
dc.description.abstract | For the first time, the electrothermal characteristics of a three-dimensional (3D) monolithic complementary FET (CFET) in DC operation as well as in AC CMOS operation were investigated with TCAD simulations. The self-heating effect (SHE) in a monolithic CFET is expected to be a critical problem given its highly compact architecture. DC analysis of the individual NFET and PFET devices revealed that increasing the channel width from 5.0 to 7.0 nm improved the thermal resistance up to 8.5% and the RC delay up to 9.6%, while greatly deteriorating the on/off ratio. AC CMOS inverter simulations of the CFET showed that reducing the NFET/PFET vertical separation from 30 to 10 nm resulted in 11.9% faster operation frequency and 3.4% reduced dynamic power loss, but 11.2% higher rise in device temperature. The clear trade-off relationships between the thermal and electrical performance factors necessitate optimization of the device dimension parameters. These findings are expected to provide critical insight for the design technology co-optimization (DTCO) in the 3-nm regime. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.subject | CONTACT | - |
dc.title | Electrothermal Characterization and Optimization of Monolithic 3D Complementary FET (CFET) | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Yu, Hyun-Yong | - |
dc.identifier.doi | 10.1109/ACCESS.2021.3130654 | - |
dc.identifier.scopusid | 2-s2.0-85120562418 | - |
dc.identifier.wosid | 000728108400001 | - |
dc.identifier.bibliographicCitation | IEEE ACCESS, v.9, pp.158116 - 158121 | - |
dc.relation.isPartOf | IEEE ACCESS | - |
dc.citation.title | IEEE ACCESS | - |
dc.citation.volume | 9 | - |
dc.citation.startPage | 158116 | - |
dc.citation.endPage | 158121 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalResearchArea | Telecommunications | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Information Systems | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.relation.journalWebOfScienceCategory | Telecommunications | - |
dc.subject.keywordPlus | CONTACT | - |
dc.subject.keywordAuthor | 3D monolithic integration | - |
dc.subject.keywordAuthor | CMOS inverter | - |
dc.subject.keywordAuthor | Complementary FET (CFET) | - |
dc.subject.keywordAuthor | TCAD | - |
dc.subject.keywordAuthor | device optimization | - |
dc.subject.keywordAuthor | figure of merit (FoM) | - |
dc.subject.keywordAuthor | self-heating effect (SHE) | - |
dc.subject.keywordAuthor | thermal resistance | - |
dc.subject.keywordAuthor | time delay | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.