Design and Simulation of Logic-In-Memory Inverter Based on a Silicon Nanowire Feedback Field-Effect Transistor
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Baek, Eunwoo | - |
dc.contributor.author | Son, Jaemin | - |
dc.contributor.author | Cho, Kyoungah | - |
dc.contributor.author | Kim, Sangsig | - |
dc.date.accessioned | 2022-05-09T10:42:12Z | - |
dc.date.available | 2022-05-09T10:42:12Z | - |
dc.date.created | 2022-05-09 | - |
dc.date.issued | 2022-04 | - |
dc.identifier.issn | 2072-666X | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/140822 | - |
dc.description.abstract | In this paper, we propose a logic-in-memory (LIM) inverter comprising a silicon nanowire (SiNW) n-channel feedback field-effect transistor (n-FBFET) and a SiNW p-channel metal oxide semiconductor field-effect transistor (p-MOSFET). The hybrid logic and memory operations of the LIM inverter were investigated by mixed-mode technology computer-aided design simulations. Our LIM inverter exhibited a high voltage gain of 296.8 (V/V) when transitioning from logic '1' to '0' and 7.9 (V/V) when transitioning from logic '0' to '1', while holding calculated logic at zero input voltage. The energy band diagrams of the n-FBFET structure demonstrated that the holding operation of the inverter was implemented by controlling the positive feedback loop. Moreover, the output logic can remain constant without any supply voltage, resulting in zero static power consumption. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | MDPI | - |
dc.title | Design and Simulation of Logic-In-Memory Inverter Based on a Silicon Nanowire Feedback Field-Effect Transistor | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, Sangsig | - |
dc.identifier.doi | 10.3390/mi13040590 | - |
dc.identifier.scopusid | 2-s2.0-85130683817 | - |
dc.identifier.wosid | 000785164700001 | - |
dc.identifier.bibliographicCitation | MICROMACHINES, v.13, no.4 | - |
dc.relation.isPartOf | MICROMACHINES | - |
dc.citation.title | MICROMACHINES | - |
dc.citation.volume | 13 | - |
dc.citation.number | 4 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | Y | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Chemistry | - |
dc.relation.journalResearchArea | Science & Technology - Other Topics | - |
dc.relation.journalResearchArea | Instruments & Instrumentation | - |
dc.relation.journalResearchArea | Physics | - |
dc.relation.journalWebOfScienceCategory | Chemistry, Analytical | - |
dc.relation.journalWebOfScienceCategory | Nanoscience & Nanotechnology | - |
dc.relation.journalWebOfScienceCategory | Instruments & Instrumentation | - |
dc.relation.journalWebOfScienceCategory | Physics, Applied | - |
dc.subject.keywordAuthor | feedback field-effect transistor | - |
dc.subject.keywordAuthor | logic-in-memory | - |
dc.subject.keywordAuthor | mixed-mode simulation | - |
dc.subject.keywordAuthor | positive feedback loop | - |
dc.subject.keywordAuthor | silicon nanowire | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.