Logic and memory characteristics of an inverter comprising a feedback FET and a MOSFET
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lim, Eunhyeok | - |
dc.contributor.author | Son, Jaemin | - |
dc.contributor.author | Cho, Kyoungah | - |
dc.contributor.author | Kim, Sangsig | - |
dc.date.accessioned | 2022-06-09T05:40:54Z | - |
dc.date.available | 2022-06-09T05:40:54Z | - |
dc.date.created | 2022-06-09 | - |
dc.date.issued | 2022-06-01 | - |
dc.identifier.issn | 0268-1242 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/141698 | - |
dc.description.abstract | In this study, we design an inverter comprising a p-channel feedback field-effect transistor (p-FBFET) and an n-channel metal-oxide-semiconductor field-effect transistor and examine its logic and memory characteristics. For the transition of inverter from the logic '0' ('1') state to '1' ('0') state, the gain is 2001.6 V/V (1992.4 V/V). The steep switching characteristics and high on/off current ratio of the p-FBFET contribute to the high inverter gains. For an inverter with zero static power consumption, the logic states remain for more than 500 s. The long retention time allows the inverter proposed in this study to be applicable to logic-in-memory. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | IOP Publishing Ltd | - |
dc.subject | FIELD-EFFECT TRANSISTOR | - |
dc.title | Logic and memory characteristics of an inverter comprising a feedback FET and a MOSFET | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, Sangsig | - |
dc.identifier.doi | 10.1088/1361-6641/ac6a71 | - |
dc.identifier.scopusid | 2-s2.0-85130481913 | - |
dc.identifier.wosid | 000792465200001 | - |
dc.identifier.bibliographicCitation | SEMICONDUCTOR SCIENCE AND TECHNOLOGY, v.37, no.6 | - |
dc.relation.isPartOf | SEMICONDUCTOR SCIENCE AND TECHNOLOGY | - |
dc.citation.title | SEMICONDUCTOR SCIENCE AND TECHNOLOGY | - |
dc.citation.volume | 37 | - |
dc.citation.number | 6 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalResearchArea | Materials Science | - |
dc.relation.journalResearchArea | Physics | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.relation.journalWebOfScienceCategory | Materials Science, Multidisciplinary | - |
dc.relation.journalWebOfScienceCategory | Physics, Condensed Matter | - |
dc.subject.keywordPlus | FIELD-EFFECT TRANSISTOR | - |
dc.subject.keywordAuthor | inverter | - |
dc.subject.keywordAuthor | feedback field-effect transistors | - |
dc.subject.keywordAuthor | positive feedback loop | - |
dc.subject.keywordAuthor | memory | - |
dc.subject.keywordAuthor | hysteresis characteristic | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.